-
1
-
-
0040619974
-
A calculus for protocol specification and validaition
-
North-Holland
-
S. Aggarwal, R. P. Kurshan, and K. Sabnani. A Calculus for Protocol Specification and Validaition. In Protocol Specification, Testing and Verification III, pages 19-34. North-Holland, 1983.
-
(1983)
Protocol Specification, Testing and Verification III
, pp. 19-34
-
-
Aggarwal, S.1
Kurshan, R.P.2
Sabnani, K.3
-
4
-
-
85031771187
-
Automata for modeling real time systems
-
R. Alur and D. L. Dill. Automata for Modeling Real Time Systems. Lec. Notes in Comput. Sci. (LNCS) 443, pages 322-335, (1990).
-
(1990)
Lec. Notes in Comput. Sci. (LNCS)
, vol.443
, pp. 322-335
-
-
Alur, R.1
Dill, D.L.2
-
6
-
-
0027542683
-
On the comparison of HOL and boyer-moore, for formal hardware verification
-
C. M. Angelo, D. Verkest, L. Claesen, and H. De Man. On the Comparison of HOL and Boyer-Moore for Formal Hardware Verification. Formal Methods in System Design 2, pages 45-72, (1993).
-
(1993)
Formal Methods in System Design
, vol.2
, pp. 45-72
-
-
Angelo, C.M.1
Verkest, D.2
Claesen, L.3
De Man, H.4
-
7
-
-
0027038959
-
A sublinear space, polynomial time algorithm for directed S-T connectivity
-
G. Barnes, J. F. Buss, W. L. Ruzzo, and B. Schieber. A Sublinear Space, Polynomial Time Algorithm for Directed S-T Connectivity. In Proc. 7th IEEE Structure in Complexity Thy. Conf., pages 27-33, (1992).
-
(1992)
Proc. 7th IEEE Structure in Complexity Thy. Conf
, pp. 27-33
-
-
Barnes, G.1
Buss, J.F.2
Ruzzo, W.L.3
Schieber, B.4
-
8
-
-
0343738763
-
Mathematical proofs of computer system correctness
-
J. Barwise. Mathematical Proofs of Computer System Correctness. Notices, Amer. Math. Soc. 36, pages 884- 851, (1989).
-
(1989)
Notices, Amer. Math. Soc.
, vol.36
, pp. 851-884
-
-
Barwise, J.1
-
9
-
-
84956913013
-
Automated Theorem Proving: After 25 years, contemp. Math 29
-
editors., Especially the paper Proof- Checking, Theorem-Proving and Program Verification by R. S. Boyer and J. S. Moore
-
W. W. Bledsoe and D. W. Loveland, editors. Automated Theorem Proving: After 25 Years, Contemp. Math 29. Amer. Math. Soc., 1984. Especially the paper Proof- Checking, Theorem-Proving and Program Verification by R. S. Boyer and J. S. Moore, 119-132.
-
(1984)
Amer. Math. Soc.
, pp. 119-132
-
-
Bledsoe, W.W.1
Loveland, D.W.2
-
10
-
-
85030753071
-
Symbolic model Checking: 1020 States and beyond, LICS; sequential circuit verification using symbolic model checking
-
J. R. Burch, E. M. Clarke, K. L. McMillan, D. L. Dill, and L. J. Hwang. Symbolic Model Checking: 1020 States and Beyond, LICS; Sequential Circuit Verification Using Symbolic Model Checking, IEEE Design Automation Conference (DAC), 1990.
-
(1990)
IEEE Design Automation Conference (DAC)
-
-
Burch, J.R.1
Clarke, E.M.2
McMillan, K.L.3
Dill, D.L.4
Hwang, L.J.5
-
11
-
-
0016048965
-
Theories of automata on w-Tapes: A simplified approach
-
Y. Choueka. Theories of Automata on w-Tapes: A Simplified Approach. J. Comp. Sys. Sci. 8, pages 117- 141, (1974).
-
(1974)
J. Comp. Sys. Sci
, vol.8
, pp. 117-141
-
-
Choueka, Y.1
-
12
-
-
0027634774
-
A unified approach for showing language containment and equivalence between various types of ui-Automata
-
E. M. Clarke, I. A. Draghicescu, and R. P. Kurshan. A Unified Approach for Showing Language Containment and Equivalence Between Various Types of ui-Automata. Information Processing Letters 46, pages 301-308, (1993).
-
(1993)
Information Processing, Letters
, vol.46
, pp. 301-308
-
-
Clarke, E.M.1
Draghicescu, I.A.2
Kurshan, R.P.3
-
14
-
-
0022092438
-
The complexity of prepositional linear temporal logic
-
E. M. Clarke and A. P. Sistla. The Complexity of Prepositional Linear Temporal Logic. J ACM 32, pages 733-749, (1985).
-
(1985)
J ACM
, vol.32
, pp. 733-749
-
-
Clarke, E.M.1
Sistla, A.P.2
-
16
-
-
0001107626
-
Memory-efficient algorithms for the verification of temporal properties
-
C. Courcoubetis, M. Y. Vardi, P. Wolper, and M. Yannakakis. Memory-Efficient Algorithms for the Verification of Temporal Properties. Formal Methods in System Design 1, pages 275-288, (1992).
-
(1992)
Formal Methods in System Design
, vol.1
, pp. 275-288
-
-
Courcoubetis, C.1
Vardi, M.Y.2
Wolper, P.3
Yannakakis, M.4
-
19
-
-
0001449325
-
Temporal and modal logic
-
volume B, chapter 16, Elsevier
-
E. A. Emerson. Temporal and Modal Logic. In Handbook ofTheoretical Computer Science, volume B, chapter 16, pages 995-1072. Elsevier, 1990.
-
(1990)
Handbook OfTheoretical Computer Science
, pp. 995-1072
-
-
Emerson, E.A.1
-
20
-
-
0012281704
-
On-The-fly verification of finite transition, systems
-
J.-C. Fernandez, L. Mounier, C. Jard, and T. Jeron. On-The-Fly Verification of Finite Transition Systems. Formal Methods in System Design 1, pages 251-273, (1992).
-
(1992)
Formal Methods in System Design
, vol.1
, pp. 251-273
-
-
Fernandez, J.-C.1
Mounier, L.2
Jard, C.3
Jeron, T.4
-
22
-
-
0007694967
-
A Proof-generating system for higher- order logic
-
M. Gordon. A Proof-Generating System for Higher- Order Logic. Kluwer SECS 35, pages 73-128, (1988).
-
(1988)
Kluwer SECS
, vol.35
, pp. 73-128
-
-
Gordon, M.1
-
25
-
-
0001550560
-
Formal hardware verification Methods: A survey
-
A. Gupta. Formal Hardware Verification Methods: A Survey. Formal Methods in System Design 1, pages 151-238, (1992).
-
(1992)
Formal Methods in System Design
, vol.1
, pp. 151-238
-
-
Gupta, A.1
-
27
-
-
0021974161
-
Algebraic laws for nondeterminism and concurrency
-
M. C. B. Hennessy and R. Milner. Algebraic Laws for Nondeterminism and Concurrency. J. ACM 32, pages 137-161, (1985).
-
(1985)
J. ACM
, vol.32
, pp. 137-161
-
-
Hennessy, M.C.B.1
Milner, R.2
-
28
-
-
0024941626
-
Microprocessor design verification
-
W. A. Hunt Jr. Microprocessor Design Verification. Journal of Automated Reasoning 5, pages 429-460, (1989). .
-
(1989)
Journal of Automated Reasoning
, vol.5
, pp. 429-460
-
-
Hunt, W.A.1
-
30
-
-
0039825779
-
Formal verification and implementation of a microprocessor
-
G. Birtwistle and P. A. Sub- rahmanyam, editors, Kluwer Academic Press, Boston
-
J. Joyce. Formal Verification and Implementation of a Microprocessor. In G. Birtwistle and P. A. Sub- rahmanyam, editors, VLSI Specification, Verification and Synthesis, pages 129-157. Kluwer Academic Press, Boston, 1988.
-
(1988)
VLSI Specification, Verification and Synthesis
, pp. 129-157
-
-
Joyce, J.1
-
31
-
-
0025432462
-
CCS expressions, finite state processes, and three problems of, equivalence
-
P. C. Kanellakis and S. A. Smolka. CCS Expressions, Finite State Processes, and Three Problems of Equivalence. Inf. Comp. 86, pages 43-68, (1990).
-
(1990)
Inf. Comp.
, vol.86
, pp. 43-68
-
-
Kanellakis, P.C.1
Smolka, S.A.2
-
33
-
-
0022280129
-
Modelling concurrent processes
-
R. P. Kurshan. Modelling Concurrent Processes. Symp. Applied Math. 31, pages 45-57, (1985).
-
(1985)
Symp. Applied Math
, vol.31
, pp. 45-57
-
-
Kurshan, R.P.1
-
34
-
-
0040185600
-
Reducibility in analysis of coordination
-
R. P. Kurshan. Reducibility in Analysis of Coordination. LNCIS 103, pages 19-39, (1987).
-
(1987)
LNCIS
, vol.103
, pp. 19-39
-
-
Kurshan, R.P.1
-
35
-
-
85031714668
-
Analysis of discrete event coordination
-
R. P. Kurshan. Analysis of Discrete Event Coordination. Lec. Notes in Comput. Sci. (LNCS) 430, pages 414-453, (1990).
-
(1990)
Lec. Notes in Comput. Sci. (LNCS)
, vol.430
, pp. 414-453
-
-
Kurshan, R.P.1
-
37
-
-
0026260066
-
Analysis of digital circuits through symbolic reduction
-
R. P. Kurshan and K. L. McMillan. Analysis of Digital Circuits Through Symbolic Reduction. IEEE Trans. CAD 10, pages 1356-1371, (1991).
-
(1991)
IEEE Trans, CAD
, vol.10
, pp. 1356-1371
-
-
Kurshan, R.P.1
McMillan, K.L.2
-
39
-
-
84969361398
-
Specification and verification of concurrent programs v-Automata
-
ACM
-
Z. Manna and A. Pnueli. Specification and Verification of Concurrent Programs V-Automata. In Proc. 14th Symp. Princ. Prog. Lang. (POPL), pages 1-12. ACM, 1987.
-
(1987)
Proc. 14th Symp. Princ. Prog. Lang. (POPL)
, pp. 1-12
-
-
Manna, Z.1
Pnueli, A.2
-
45
-
-
85031319593
-
Bibliography of petri nets 1990, in advances in petri nets 1991, (1990/91)
-
H. Plunnecke and W. Reisig. Bibliography of Petri Nets 1990, in Advances in Petri Nets 1991, (1990/91). Contains 4100 entries!.
-
Contains 4100 Entries
-
-
Plunnecke, H.1
Reisig, W.2
-
46
-
-
0020299274
-
Specification and verification of concurrent systems in CESAR
-
J. P. Queille and J. Sifakis. Specification and Verification of Concurrent Systems in CESAR. Lect. Notes Comput. Sci. (LNCS) 137, pages 337-351, (1982).
-
(1982)
Lect. Notes, Comput. Sci. (LNCS)
, vol.137
, pp. 337-351
-
-
Queille, J.P.1
Sifakis, J.2
-
47
-
-
0024480135
-
Supervisory control problems for discrete event systems modeled by biichi, automata
-
P. J. Ramadge. Supervisory Control Problems for Discrete Event Systems Modeled by Biichi Automata. IEEE Transactions on Automatic Control 34, pages 10-19, (1989).
-
(1989)
IEEE Transactions on Automatic Control
, vol.34
, pp. 10-19
-
-
Ramadge, P.J.1
-
48
-
-
0014776888
-
Relationships between nondeterministic and deterministic tape complexities
-
W. Savitch. Relationships Between Nondeterministic and Deterministic Tape Complexities. J. Computer Syst. Sci. 4, pages 177-192, (1970).
-
(1970)
J. Computer Syst. Sci
, vol.4
, pp. 177-192
-
-
Savitch, W.1
-
49
-
-
0001132880
-
Local Model Checking in the Modal U-Calculus
-
C. Stirling and D. Walker. Local Model Checking in the Modal U-Calculus. Theoretical Comput. Sci. 86, pages 161-177, (1991).
-
(1991)
Theoretical Comput. Sci.
, vol.86
, pp. 161-177
-
-
Stirling, C.1
Walker, D.2
-
50
-
-
0023208534
-
Verification of concurrent programs the automata-Theoretic framework
-
Ithaca
-
M. Y. Vardi. Verification of Concurrent Programs The Automata-Theoretic Framework. In Proc. 2nd IEEE Symp. on Logic in Computer Science, pages 161-176, Ithaca, 1987.
-
(1987)
Proc. 2nd, IEEE Symp. on Logic in Computer Science
, pp. 161-176
-
-
Vardi, M.Y.1
-
51
-
-
85027614986
-
Unified verification theory
-
Springer-Verlag, 1989. Lecture Notes in Computer Science
-
M. Y. Vardi. Unified Verification Theory. In Proc. Temporal Logic in Specification 1987, pages 202-212. Springer-Verlag, 1989. Lecture Notes in Computer Science.
-
(1987)
Proc. Temporal Logic in Specification
, pp. 202-212
-
-
Vardi, M.Y.1
-
52
-
-
0022704337
-
Automata-Theoretic techniques for modal logic of programs
-
M. Y. Vardi and P. Wolper. Automata-Theoretic Techniques for Modal Logic of Programs. J. Computer and System Sciences 32, pages 183-221, (1986).
-
(1986)
J. Computer and System Sciences
, vol.32
, pp. 183-221
-
-
Vardi, M.Y.1
Wolper, P.2
-
53
-
-
0022987223
-
An automata-Theoretic approach to automatic program verification
-
Boston
-
M. Y. Vardi and P. Wolper. An Automata-Theoretic Approach to Automatic Program Verification. In Proc. IEEE Symp. on Logic in Computer Science, pages 332334, Boston, 1987.
-
(1987)
Proc. IEEE Symp. on Logic in Computer Science
, pp. 332-334
-
-
Vardi, M.Y.1
Wolper, P.2
-
56
-
-
0020496645
-
Temporal logic can be more expressive
-
P. Wolper. Temporal Logic Can Be More Expressive. Inf. Control 56, pages 72-99, (1983).
-
(1983)
Inf. Control
, vol.56
, pp. 72-99
-
-
Wolper, P.1
-
57
-
-
33749205715
-
On the relation of programs and computations to models of temporal logic
-
P. Wolper. On the Relation of Programs and Computations to Models of Temporal Logic. Lecture Notes in Computer Science (LNCS) 398, pages 75-123, (1989).
-
(1989)
Lecture Notes in Computer Science (LNCS)
, vol.398
, pp. 75-123
-
-
Wolper, P.1
-
59
-
-
0020881721
-
Reasoning about infinite computation paths
-
Tuscon, (To appear in Inf. Comput)
-
P. L. Wolper, M. Y. Vardi, and A. P. Sistla. Reasoning About Infinite Computation Paths. In Proc. 24th IEEE Symp. on Foundation of Computer Science, pages 185-194, Tuscon, 1983. (To appear in Inf. Comput.).
-
(1983)
Proc. 24th IEEE Symp. on Foundation of Computer Science
, pp. 185-194
-
-
Wolper, P.L.1
Vardi, M.Y.2
Sistla, A.P.3
|