|
Volumn , Issue , 1994, Pages 334-341
|
Multiple-valued-input TANT networks
|
Author keywords
[No Author keywords available]
|
Indexed keywords
BOOLEAN ALGEBRA;
BOOLEAN FUNCTIONS;
DIGITAL ARITHMETIC;
ELECTRIC NETWORK SYNTHESIS;
LOGIC DESIGN;
LOGIC GATES;
MANY VALUED LOGICS;
MINIMIZATION OF SWITCHING NETS;
NAND CIRCUITS;
TIMING CIRCUITS;
AND GATE;
CELLULAR FIELD PROGRAMMABLE GATE ARRAYS;
FOUR LEVEL BINARY NETWORK;
MULTIPLE VALUED INPUT TANT NETWORKS;
MULTIPLE VALUED LITERALS;
NAND GATE;
THREE LEVEL AND NOT NETWORKS WITH THREE INPUTS;
LOGIC DEVICES;
|
EID: 0028060895
PISSN: 0195623X
EISSN: None
Source Type: Conference Proceeding
DOI: None Document Type: Conference Paper |
Times cited : (2)
|
References (28)
|