Electrothermal Simulation of Integrated Circuits

IEEE Journal of Solid-State Circuits

Volumn 28, Issue 12, 1993, Pages 1283-1293

  Lee, Sang Soo ^a   Allstot, David J ^b  

^a Micro Linear Corporation   (United States)

^b CARNEGIE MELLON UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

MICROELECTRONICS; SIMULATION;

ELECTROTHERMAL INTERACTIONS; MACROMODELING; THERMAL FEEDBACK;

INTEGRATED CIRCUITS;

EID: 0027850837     PISSN: 00189200     EISSN: 1558173X     Source Type: Journal    
DOI: 10.1109/4.262001     Document Type: Article

References (39)

1. B. P. Del Signore, D. A. Kerth, N. S. Sooch, and E. J. Swanson, “A monolithic 20-b delta-sigma A/D converter,” IEEE J. Solid-State Circuits, vol. 25, pp. 1311–1317, Dec. 1990.
2. C. A. Neugebauer, R. A. Fillion, W. Daum, and M. Gdula, “The single chip versus multichip packaging option for digital CMOS in the 1990's,” IEEE Trans. Comp., Hybrids, Manuf. Tech., vol. 15, pp. 915–922, Oct. 1992.
3. S. Cheng and P. Manos, “Effects of operating temperature on electrical parameters in an analog process,” IEEE Circuits and Devices Mag. pp. 31–38, July 1989.
4. C. P. Wan and B. J. Sheu, “Temperature dependence modeling for MOS VLSI circuit simulation,” IEEE Trans. Computer-Aided Design, vol. 8, pp. 1065–1073, Oct. 1989.
5. G. K. Wachutka, “Rigorous thermodynamic treatment of heat generation and conduction in semiconductor device modeling,” IEEE Trans. Computer-Aided Design, vol. 9, pp. 1141–1149, Nov. 1990.
6. P. C. Canfield, S. C. F. Lam, and D. J. Allstot, “Modeling of frequency and temperature effects in GaAs MESFET's,” IEEE J. Solid-State Circuits, vol. 25, pp. 299–306, Feb. 1990.
7. P. Baureis, D. Seitzer. and U. Schaper, “Modeling of self-heating in GaAs/AlGaAs HBT's for accurate circuit and device analysis,” in Tech. Dig. GaAs IC Symp, 1991, pp. 125–128.
8. T. L. Quarles, “The SPICE3 implementation guide,” Univ. of California, Berkeley, Tech. Rep. UCB/ERL-M89/44, Apr. 1989.
9. L. W. Nagel, “SPICE2: A computer program to simulate semiconductor circuits,” Ph.D. dissertation, Univ. of California, Berkeley, 1975.
10. P. R. Gray, D. J. Hamilton, and J. D. Lieux, “Analysis and design of temperature stabilized substrate integrated circuits.” IEEE J. Solid-State Circuits, vol. SC-9, pp. 61–69, Apr. 1974.
11. J. E. Solomon, “The monolithic op amp: A tutorial study,” IEEE J. Solid-State Circuits vol. SC-9, pp. 314–332, Dec. 1974.
12. K. Fukahori and P. R. Gray, “Computer simulation of integrated circuits in the presence of electrothermal interaction,” IEEE J. Solid-State Circuits, vol. SC-11, pp. 834–846, Dec. 1976.
13. G. Gibbons, “Transient temperature response of an avalanche diode,” Solid-State Electron., vol. 13, pp. 799–806, June 1970.
14. R. C. Joy and E. S. Schlig, “Thermal properties of very fast transistors,” IEEE Trans. Electron Device, vol. ED-17, pp. 586–594, Aug. 1970.
15. P. Antognetti, G. R. Bisio, F. Curatelli, and S. Palara, “Three-dimensional transient thermal simulation: Application to delayed short circuit protection in power IC's,” IEEE J. Solid-State Circuits, vol. SC-15, pp. 277–281, June 1980.
16. K. Poulton et al., “Thermal design and simulation of bipolar integrated circuits,” IEEE J. Solid-State Circuits, vol. 27. pp. 1379–1387, Oct. 1992.
17. D. H. Smith, “Predicting operating temperature for GaAs ICs,” in Proc. GaAs IC Symp., 1991, pp. 187–190.
18. R. Castello and P. Antognetti, “Integrated-circuit thermal modeling,” IEEE J. Solid-State Circuits, vol. SC-13, pp. 363–366, June 1978.
19. C. C. Lee, A. L. Palisoc, and J. M. W. Baynham, “Thermal analysis of solid-state devices using the boundary element method,” IEEE Trans. Electron. Devices, vol. 35, pp. 1151–1153, July 1988.
20. M. Latif and P. R. Bryant, “Network analysis approach to multidimensional modeling of transistors including thermal effects,” IEEE Trans. Computer-Aided Design, vol. CAD-1, pp. 94—101, Apr. 1982.
21. J. A. Meijerink and H. A. Van der Vorst, “An iterative solution method for linear systems of which the coefficient matrix is a symmetric M-matrix,” Math. Comput., vol. 31, pp. 148–162, Jan. 1977.
22. L. T. Pillage and R. A. Rohrer. “Asymptotic waveform evaluation for timing analysis,” IEEE Trans. Computer-Aided Design, vol. 9, pp. 352–366, Apr. 1990.
23. Z. J. Cendes, D. Shenton, and H. Shahasser, “Magnetic field computation using Delaunay triangulation and complementary finite element methods,” IEEE Trans. Mag., vol. 19, pp. 2551–2554, Nov. 1983.
24. W. B. Joyce, “Thermal resistance of heat sinks with temperature-dependent conductivity,” Solid-State Electron., vol. 18, pp. 321–322, Apr. 1975.
25. J. Vlach and K. Singhal, Computer Methods for Circuit Analysis and Design. Van Nostrand Reinhold, 1983.
26. R. Fletcher, Practical Methods of Optimization. New York: Wiley, 1987.
27. S. Kumashiro, R. A. Rohrer, and A. J. Strojwas, “A new efficient method for the transient simulation of three-dimensional interconnect structures,” in IEDM Tech. Dig., Dec. 1990, pp. 193–196.
28. M. Driessen and H. A. Van der Vorst. “BI-CGSTAB in semiconductor modeling,” in Proc. 4th Int. Conf. Simulation of Semiconductor Devices and Processes, Sept. 1991, pp. 45–54.
29. P. R. Gray and R. G. Meyer, Analysis and Design of Analog Integrated Circuits, 3rd ed. New York: Wiley, 1993, ch. 6.
30. H. Komiya, “Future technological and economical prospects for VLSI,” in ISSCC Dig. Tech. Papers, Feb. 1993, pp. 16—19.
31. K. E. Goodson and M. I. Flik, “Effect of microscale thermal conduction on the packing limit of silicon-on-insulator electronic devices,” IEEE Trans. Comp., Hybrids, Manuf. Tech., vol. 15, pp. 715–722, Oct. 1992.
32. J. E. Bracken, V. Raghavan, and R. A. Rohrer, “Extension of the asymptotic waveform evaluation technique with the method of characteristics,” in Proc. ACM/IEEE Int. Conf. Computer-Aided Design 1992, pp. 71–75.
33. B. R. Stanisic, R. A. Rutenbar, and L. R. Carley, “Power distribution synthesis for analog and mixed-signal ASICs in RAIL,” in Proc. IEEE Custom Integrated Circuits Conf., 1993, pp. 17.4.1-17.4.4.
34. N. K. Verghese, D. J. Allstot, and S. Masui, “Rapid simulation of substrate coupling effects in mixed-mode ICs,” in Proc. IEEE Custom Integrated Circuits Conf., 1993, pp. 18.3.1-18.3.4.
35. R. J. Trihy and R. A. Rohrer, “AWEswit: A switched capacitor circuit simulator,” in Proc. IEEE Custom Integrated Circuits Conf., 1993, pp. 18.4.1-18.4.4.
36. S. Y. Kim, N. Gopal and L. T. Pillage, “AWE macromodel of VLSI interconnect for circuit simulation,” in Proc. ACM/IEEE Int. Conf. Computer-Aided Design, 1992, pp. 64–70.
37. V. Raghavan, J. E. Bracken, and R. A. Rohrer, “AWEspice: A general tool for the accurate and efficient simulation of interconnect problems,” in Proc. ACM/IEEE Design Automation Conf., 1992, pp. 87–92.
38. C. W. Ho, A. E. Ruehli. and P. A. Brennan, “The modified nodal approach to network analysis,” IEEE Trans. Circuits and Systems, vol. CAS-25, pp. 504—509, June 1975.
39. S. S. Lee, “Simulation of electro-thermal interactions in integrated circuits,” Ph.D. dissertation, Carnegie Mellon Univ., June 1993.