A BiCMOS Low-Distortion 8-MHz Low-Pass Filter

IEEE Journal of Solid-State Circuits

Volumn 28, Issue 12, 1993, Pages 1234-1245

  Willingham, Scott D ^a   Martin, Kenneth W ^b   Ganesan, A ^c  

^a HEWLETT PACKARD LABORATORIES   (United States)

^b UNIVERSITY OF TORONTO   (Canada)

^c Independent Consultant ^*  (United States)

Author keywords

[No Author keywords available]

Indexed keywords

DIGITAL SIGNAL PROCESSING; HIGH DEFINITION TELEVISION; SIGNAL FILTERING AND PREDICTION;

ANTIALIASING; VIDEO FILTERS; VIDEO IMAGE QUALITY;

CMOS INTEGRATED CIRCUITS;

EID: 0027848327     PISSN: 00189200     EISSN: 1558173X     Source Type: Journal    
DOI: 10.1109/4.261997     Document Type: Article

References (27)

1. Y. Ninomiya, Y. Ohtsuka, Y. Izumi, S, Gohshi, and Y. Iwadate, “An HDTV broadcasting system utilizing a bandwidth compression technique—MUSE,” IEEE Trans. Broadcast., vol. BC-33, pp. 130–160, Dec. 1987.
2. V. Gopinathan, Y. P. Tsividis, K. -S. Tan, and R. K. Hester, “Design considerations for high-frequency continuous-time filters and implementation of an antialiasing filter for digital video,” IEEE J. Solid-State Circuits, vol. 25, pp. 1368–1378, Dec. 1990.
3. Y.-T. Wang and A. A. Abidi, “CMOS active filter design at very high frequencies,” IEEE J. Solid-State Circuits, vol. 25, pp. 1562–1574, Dec. 1990.
4. J. Silva-Martinez, M. S. J. Steyaert, and W. Sansen, “A 10.7-MHz 68-dB SNR CMOS continuous-time filter with on-chip automatic tuning,” IEEE J. Solid-State Circuits, vol. 27, pp. 1843–1853, Dec. 1992.
5. J. M. Khoury, “Design of a 15-MHz CMOS continuous-time filter with on-chip tuning,” IEEE J. Solid-State Circuits, vol. 26, pp. 1988–1997, Dec. 1991.
6. C. A. Laber and P. R. Gray, “A 20-MHz sixth-order BiCMOS parasitic-insensitive continuous-time filter and second-order equalizer optimized for disk-drive read channels,” IEEE J. Solid-State Circuits, vol. 28, pp. 462–470, Apr. 1993.
7. G. A. De Veirman and R. G. Yamasaki, “Design of a bipolar 10-MHz programmable continuous-time 0.05° equiripple linear phase filter,” IEEE J. Solid-State Circuits, vol. 27, pp. 324–331, Mar. 1992.
8. F. Krummenacher and N. Joehl, “A 4 MHz CMOS continuous-time filter with on-chip automatic tuning,” IEEE J. Solid-State Circuits, vol. 23, pp. 750–758, June 1988.
9. C. S. Park and R. Schaumann, “Design of a 4-MHz analog integrated CMOS transconductance-C bandpass filter,” IEEE J. Solid-State Circuits, vol. 23, pp. 987–996, Aug. 1988.
10. K. W. Moulding et al., “Gyrator video filter IC with automatic tuning,” IEEE J. Solid-State Circuits, vol. SC-15, pp. 963–968, Dec. 1980.
11. S. D. Willingham and K. W. Martin, “A BiCMOS low-distortion 8-MHz lowpass filter,” in ISSCC Dig. Tech. Papers, 114–115, 1993.
12. S. D. Willingham, “High-Performance BiCMOS Continuous-Time Filters For Video Applications,” Ph.D. dissertation, Univ. of California, Los Angeles, 1993.
13. O. Wing, “Ladder network analysis by signal-flow graph—application to analog computer programming,” IRE Trans. Circuit Theory, vol. CT-3 pp. 289–294, Dec. 1956.
14. F. E. J. Girling and E. F. Good, “The leapfrog or active-ladder synthesis,” Wireless World, pp. 341–345, July 1970 (part 12 of a 16-part series running from Aug. 1969 to Dec. 1970).
15. H. J. Orchard, “Inductorless filters,” Electron. Lett., vol. 2, pp. 224–225, Sept. 1966.
16. G. C. Temes and H. J. Orchard, “First-order sensitivity and worst-case analysis of doubly terminated reactance two-ports,” IEEE Trans. Circuit Theory, vol. CT-20, pp. 567–571, 1973.
17. H. J. Orchard, “Loss sensitivity in singly and doubly terminated filters,” IEEE Trans. Circuits Syst., vol. CAS-26, pp. 293–297, 1979.
18. A. S. Sedra and P. O. Brackett, Filter Theory and Design: Active and Passive. Beaverton, OR: Matrix, 1978.
19. K. Fukahori, “A bipolar voltage-controlled tunable filter,” IEEE J. Solid-State Circuits, vol. SC-16, pp. 729–737. Dec. 1981.
20. J. O. Voorman, W. H. A. Bruls, and P. J. Barth, “Integration of analog filters in a bipolar process,” IEEE J. Solid-State Circuits, vol. SC-17, pp. 713–722, Aug. 1982.
21. O. H. Schade, Jr., “A new generation of MOS/bipolar operational amplifiers,” RCA Rev., vol. 37, pp. 404–424, Sept. 1976.
22. B. Gilbert, “A precise four-quadrant multiplier with subnanosecond response,” IEEE J. Solid-State Circuits, vol. SC-3, pp. 365–373, Dec. 1968.
23. R. D. Jolly and R. H. McCharles, “A low-noise amplifier for switched capacitor filters,” IEEE J. Solid-State Circuits, vol. SC-17, pp. 1192–1194, Dec. 1982.
24. B. K. Ahuja, “An improved frequency compensation technique for CMOS operational amplifiers,” IEEE J. Solid-State Circuits, vol. SC-18, pp. 629–633, Dec. 1983.
25. C. A. Makris and C. Toumazou, “High frequency, precision integrators using current-conveyor compensation techniques,” in IEEE ISCAS Proc., pp. 291–294, 1990.
26. W. M. C. Sansen and R. G. Meyer, “An integrated wide-band variable-gain amplifier with maximum dynamic range,” IEEE J. Solid-State Circuits, vol. SC-9, 159–166, Aug. 1974.
27. J. M. Steininger, “Understanding wide-band MOS transistors,” IEEE Circuits Dev., pp. 26–31, May 1990.