Relaxed Look-Ahead Pipelined LMS Adaptive Filters and Their Application to ADPCM Coder

IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing

Volumn 40, Issue 12, 1993, Pages 753-766

  Shanbhag, Naresh R ^a   Parhi, Keshab K ^b  

^a LUCENT TECHNOLOGIES   (United States)

^b UNIVERSITY OF MINNESOTA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ADAPTIVE SYSTEMS; COMPUTATIONAL COMPLEXITY; COMPUTER ARCHITECTURE; COMPUTER HARDWARE; CONVERGENCE OF NUMERICAL METHODS; DIGITAL FILTERS; DIGITAL SIGNAL PROCESSING; LEAST SQUARES APPROXIMATIONS; MATHEMATICAL TRANSFORMATIONS; PIPELINE PROCESSING SYSTEMS; PULSE CODE MODULATION; SIGNAL TO NOISE RATIO;

HARDWARE OVERHEAD; INPUT OUTPUT MAPPING; PIPELINING ADAPTIVE FILTERS; RELAXED LOOK AHEAD TECHNIQUE;

SIGNAL FILTERING AND PREDICTION;

EID: 0027840203     PISSN: 10577130     EISSN: None     Source Type: Journal    
DOI: 10.1109/82.260240     Document Type: Article

References (39)

1. K. K. Parhi, “Algorithm transformation techniques for concurrent processors,” Proceedings of the IEEE, Vol. 77, pp. 1879-1895, Dec. 1989.
2. K. K. Parhi and D. G. Messerschmitt, “Pipeline interleaving and parallelism in recursive digital filters—Part I: Pipelining using scattered look-ahead and decomposition,” IEEE Trans, on Acoustics, Speech and Signal Proc, Vol. 37, pp. 1099-1117, July 1989.
3. K. K. Parhi and D. G. Messerschmitt, “Pipeline interleaving and parallelism in recursive digital filters—Part II: Pipelined incremental block filtering,” IEEE Trans. on Acoustics, Speech and Signal Proc, Vol. 27, pp. 1118-1134, July 1989.
4. A. P. Chandrakasan, S. Sheng, and R. W. Brodersen, “Low power CMOS digital design,” IEEE J. of Solid-State Circuits, Vol. 27, pp. 473-484, April 1992.
5. P. M. Kogge, “Parallel solution of recurrence problems,” IBM J. Res. Develop., Vol. 18, pp. 138-148, March 1974.
6. H. H. Loomis and B. Sinha, “High speed recursive digital filter realization,” Circuits, Syst., Signal Processing, vol. 3, no. 3, pp. 267-294, 1984.
7. K. K. Parhi and D. G. Messerschmitt, “Concurrent architectures for two-dimensional recursive digital filtering,” IEEE Trans, on Circuits and Systems, Vol. 36, pp. 813-829, June 1989.
8. G. Fettweis and H. Meyr, “Parallel Viterbi decoding by breaking the compare-select feedback bottleneck,” IEEE Trans, on Communications, Vol. 37, pp. 785-790, Aug. 1989.
9. H.-D. Lin and D. G. Messerschmitt, “Finite state machine has unlimited concurrency,” IEEE Trans. on Circuits and Systems, Vol. 38, pp. 465-475, May 1991.
10. K. K. Parhi, “Pipelining in dynamic programming architectures,” IEEE Trans, on Signal Processing, Vol. 39, pp. 1442-1450, June 1991.
11. K. K. Parhi, “Pipelining in algorithms with quantizer loops,” IEEE Trans. on Circuits and Systems, Vol. 38, pp. 745-754, July 1991.
12. K. K. Parhi, “High-speed VLSI architectures for Huffman and Viterbi decoders,” IEEE Trans. on Circuits and Systems II: Analog and Digital Signal Processing, Vol. 39, pp. 385-391, June 1992.
13. M. Hatamian and K. K. Parhi, “An 85 MHz 4th order programmable IIR digital filter chip,” IEEE J. of Solid-State Circuits, pp. 175-183, Feb. 1992.
14. G. A. Clark, S. K. Mitra, and S. R. Parker, “Block implementation of adaptive digital filters,” IEEE Trans, on Acoustics, Speed and Signal Proc, vol. 29, pp. 744–752, June 1981.
15. J. M. Cioffi, “The block-processing FTF adaptive algorithm,” IEEE Trans. on Acoustics, Speech and Signal Proc, Vol. 34, pp. 77-90, Feb. 1986.
16. J. M. Cioffi, P. Fortier, S. Kasturia, and G. Dudevoir, “Pipelining the decision feedback equalizer,” IEEE DSP Workshop, 1988.
17. A. Gatherer and T.H.-Y. Meng, “High sampling rate adaptive decision feedback equalizer,” IEEE Trans. on Signal Processing, vol. 41, pp. 1000–1005, Feb. 1993.
18. T. Meng and D. G. Messerschmitt, “Arbitrarily high sampling rate adaptive filters,” IEEE Trans. on Acoustics, Speech and Signal Proc, Vol. 35, pp. 455-470, April 1987.
19. K. K. Parhi and D. G. Messerschmitt, “Concurrent cellular VLSI adaptive filter architectures,” IEEE Trans. on Circuits and Systems, Vol. 34, pp. 1141-1151, Oct. 1987.
20. G. Long, F. Ling, and J. G. Proakis, “The LMS algorithm with delayed coefficient adaptation,” IEEE Trans. Acoust., Speech, Signal Processing, Vol. 37, No. 9, pp. 1397-1405, Sept. 1989.
21. G. Long, F. Ling, and J. G. Proakis, “Corrections to “The LMS algorithm with delayed coefficient adaptation,”” IEEE Trans. Signal Processing, Vol. 40, No. 1, pp. 230-232, Jan. 1992.
22. M. D. Meyer and D. P. Agrawal, “A modular pipelined implementation of a delayed LMS transversal adaptive filter,” Proc. 1990 IEEE Int. Symp. Circuits and Systems, New Orleans, pp. 1943-1946.
23. N. R. Shanbhag and K. K. Parhi, “A pipelined LMS adaptive filter architecture,” Proc. 25th \Asilomar Conf. on Sig., Sys., and Comput., Calif., Nov. 1991, pp. 668-672.
24. K. Konstantinides and N. Kanopoulos, “Design alternatives for adaptive digital lattice filters and a new bit-serial architecture,” IEEE Trans. Circuits and Systems, Vol. CAS-34, No. 7, July 1987.
25. D. Chester, R. Young, and M. Petrowski, “A fully systolic adaptive filter implementation,” Proc. of 1991 Acous., Speech, Signal Processing, Toronto, pp. 2109-2112.
26. N. R. Shanbhag and K. K. Parhi, “A high-speed architecture for ADPCM coder and decoder,” in Proc. IEEE Intl. Symp. on Circuits and Systems, San Diego, May 1992, pp. 1499-1502.
27. N. R. Shanbhag and K. K. Parhi, “A pipelined adaptive lattice filter architecture,” IEEE Trans. on Signal Processing, Vol. 41, pp. 1925-1939, May 1993.
28. N. R. Shanbhag and K. K. Parhi, “A pipelined differential vector quantizer architecture for real-time video applications,” in Proc IEEE Workshop on Visual Signal Processing and Communications, Raleigh, NC, Sept. 1992, pp. 9-14.
29. N. R. Shanbhag and K. K. Parhi, “A pipelined adaptive differential vector quantizer for low-power speech coding applications,” IEEE Trans. on Circuits and Systems—II: Analog and Digital Signal Proc, May 1993, pp. 347-349.
30. C. Leiserson and J. Saxe, “Optimizing synchronous systems,” J. of VLSI and Computer Systems, vol. 1, pp. 41–67, 1983.
31. S.-Y. Kung, “On supercomputing with systolic/wavefront array processors,” Proceedings of the IEEE, Vol. 72, pp. 867-884, July 1984.
32. J. Kim and L. D. Davisson, “Adaptive linear estimation for stationary M-dependent processes,” IEEE Trans. Inform. Theory, Vol. IT-21, pp. 23-31, Jan. 1975.
33. P. Pirsch, “Design of a DPCM codec for VLSI realization in CMOS technology,” Proceedings of IEEE, Vol. 73, No. 4, pp. 592-598, April 1985.
34. N. R. Shanbhag and K. K. Parhi, “Roundoff error analysis of the pipelined ADPCM coder,” in Proc. IEEE Intl. Symp. on Circuits and Systems, Chicago, IL, May 1993, pp. 886-889.
35. N. R. Shanbhag and K. K. Parhi, “VLSI implementation of a 100 MHz pipelined ADPCM codec chip,” in Proc. IEEE VLSI Signal Processing Workshop, Veldhoven, The Netherlands, Oct. 1993, pp. 114-122.
36. K. K. Parhi and D. G. Messerschmitt, “Static rate-optimal scheduling of iterative dataflow programs via optimal unfolding,” IEEE Trans. on Comput., Vol. 40, No. 2, pp. 178–195, Feb. 1991.
37. K. K. Parhi, “A systematic approach for the design of digit-serial signal processing architectures,” IEEE Trans. on Circuits and Systems, Vol. 38, No. 4, pp. 358-375, April 1991.
38. J.-G. Chung and K. K. Parhi, “Design of pipelined lattice IIR digital filters,” Proc. 25th Asilomar Conf. on Sig., Sys., and Comput., Calif., Nov. 1991, pp. 1021-1025.
39. N. R. Shanbhag and K. K. Parhi, “Pipelined adaptive DFE architectures,” in Proc. SPIE Intl. Symp. on Optics, Imaging and Inst., Adv. Algorithms, Architecture, Implementations—IV, Vol. 2027, San Diego, CA, July 1993.