Compact MOS modeling for analog circuit simulation

Technical Digest - International Electron Devices Meeting, IEDM

Volumn , Issue , 1993, Pages 485-488

  Velghe, R M D A ^a   Klaassen, D B M ^a   Klaassen, F M ^b  

^a PHILIPS RESEARCH LABORATORIES   (Netherlands)

^b EINDHOVEN UNIVERSITY OF TECHNOLOGY   (Netherlands)

Author keywords

[No Author keywords available]

Indexed keywords

ANALOG CIRCUITS; CIRCUIT SIMULATION; ANALOG STORAGE; INTEGRATED CIRCUITS; MATHEMATICAL MODELS; SIMULATION; TRANSISTORS;

ANALOG APPLICATIONS; ANALOG CIRCUIT SIMULATIONS; ANALOG MODELS; CIRCUIT SIMULATORS; COMMERCIAL CIRCUIT SIMULATORS; PHILIPS; SCALINGS;

TIMING CIRCUITS; MOS DEVICES;

ANALOG CIRCUIT; CIRCUIT; SCALING OF PARAMETERS; SIMULATORS;

EID: 0027814443     PISSN: 01631918     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (11)

1. Y. Tsividis and K. Suyama, "MOSFET modeling for analog circuit CAD: problems and prospects", Proc. CICC 1993, p. 14.1.1.
2. H. C. de Graaff and F. M. Klaassen, "Compact transistor modelling for circuit design", Springer-Verlag Wien New-York (1990).
3. F. M. Klaassen, P. T. J. Biermans and R. M. D. Velghe, "The series resistance of submicron MOSFETs and its effect on their characteristics", Proc. ESSDERC 1988, p. 257.
4. F. M. Klaassen and R. M. D. Velghe, "Compact modelling of the MOSFET drain conductance", Proc. ESSDERC 1989, p. 418.
5. T. Smedes and F. M. Klaassen, "A charge and capacitance model for modern MOSFETs", Proc. ESSDERC 1990, p. 141.
6. T. Smedes and F. M. Klaassen, "Effects of lightly doped drain configuration on capacitance characteristics of sub-micron MOSFETs", IEDM Tech. Digest 1990, p. 197.
7. G. T Wright, "Physical and CAD models for VLSI MOSFET", IEEE Transactions on Electron Devices ED-34 1987, pp. 823-833.
8. P. H. Woerlee et al., "The impact of scaling on hot-carrier degradation and supply voltage of deep-submicron NMOS transistors", IEDM Tech. Digest 1991, p. 537.
9. A. H. Montree et al., Esprit-Jessi project ADEQUAT.
10. M. van Dort et al., "A high-resolution study of two-dimensional oxidation-enhanced diffusion in silicon", IEDM Tech. Digest 1993.
11. P. H. Woerlee et al., "A low power 0.25 μm CMOS Technology", IEDM Tech. Digest 1992, p. 31.