Improving the Performance of Parallel Relaxation-Based Circuit Simulators

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Volumn 12, Issue 11, 1993, Pages 1762-1774

  Hung, Gih Guang ^a   Wen, Yen Cheng ^a   Gallivan, Kyle A ^a   Saleh, Resve A ^a  

^a UNIVERSITY OF ILLINOIS AT URBANA CHAMPAIGN   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

PERFORMANCE; RELAXATION PROCESSES; WAVEFORM ANALYSIS;

CIRCUIT SIMULATORS; PARALLEL RELAXATION;

SIMULATORS;

EID: 0027702702     PISSN: 02780070     EISSN: 19374151     Source Type: Journal    
DOI: 10.1109/43.248088     Document Type: Article

References (25)

1. R. A. Saleh, K. Gallivan, I. Hajj, M. C. Chang, D. Smart, and T. Trick, “Parallel circuit simulation on supercomputers,” Proc. IEEE., vol. 77, pp. 1915–1931, Dec. 1989.
2. J. White and A. S. Vincentelli, Relaxation Techniques for the Simulation of VLSI Circuits. Norwell, MA: Kluwer Academic Publishers, 1986.
3. A. Ruehli, ed., Circuit Analysis, Simulation and Design, Advances in CAD for VLSI, vol. 3, pt. 2. New York: North Holland, 1987.
4. T. Johnson and A. Ruehli, “Parallel waveform relaxation of circuits with global feedback loops,” 29th ACM/IEEE Design Automation Conf., Anaheim, CA, June 1992, pp. 12–15.
5. Y. C. Wen, K. Gallivan, and R. Saleh, “Parallel event-driven wave form relaxation,” in Proc. ICCD ’91, Boston, MA, Oct. 1991, pp. 101–104.
6. P. Odent, L. J. M. Claesen, and H. de Man, “Acceleration of relaxation-based circuit simulation using a multiprocessor system,” IEEE Trans. Computer-Aided Design, vol. 8, pp. 1063–1072, Oct. 1990.
7. L. Peterson and S. Mattisson, “Circuit simulation on a hypercube,” in Proc. Int. Symp. on Circuits and Systems, May 1988, pp. 1119—1122.
8. D. Smart and T. Trick, “Waveform relaxation on parallel processors,” Int. J. of Circ. Theory and Appl., vol. 16, pp. 447–456, 1988.
9. R. A. Saleh, D. Webber, E. Xia, and A. Sangiovanni-Vincentelli, “Parallel waveform-Newton algorithms for circuit simulation,” in Proc. Int. Conf. Comp. Design, Port Chester, NY, Oct. 1987, pp. 660–663.
10. D. Webber and A. Sangiovanni-Vincentelli, “Circuit simulation on the connection machine,” in Proc. 22nd Design Automation Conf., Miami, FL, 1987, pp. 108–113.
11. D. Dumlugol, P. Odent, J. Cockx, and H. De Man, “The segmented waveform relaxation method for mixed-mode switch electrical simulation of digital MOS VLSI circuits and its hardware acceleration on parallel computers,” in Proc. ICCAD, Santa Clara, CA, Sept. 1986, pp. 84–87.
12. R. A. Saleh, J. White, A. S. Vincentelli, and A. R. Newton, “Accelerating relaxation algorithms for circuit simulation using wave form-newton, iterative step size refinement and parallel techniques,” in Proc. ICCAD, Santa Clara, CA, Sept. 1985, 5–7.
13. G. G. Hung, “Parallel Circuit Simulation Techniques for a Hierarchical Machine,” Tech. Rep. No. 1309, Center for Supercomputing Research and Development, Univ. of Illinois, 1993.
14. P. Saviz and O. Wing, “PYRAMID—A hierarchical waveform relaxation-based circuit simulation program,” in Proc. Int. Conf. on Computer-Aided Design, Santa Clara, CA, 1988, pp. 442–445.
15. G. G. Hung, Y. C. Wen, K. Gallivan, and R. Saleh, “Parallel circuit simulation using hierarchical relaxation,” in Proc. 27th DAC, Orlando, FL, June 1990, pp. 394–399.
16. CSRD Staff, “The Cedar Project,” Rep. 1122, Center for Supercomputing Research and Development, Univ. of Illinois at Urbana-Champaign, May 1991.
17. R. A. Saleh, J. E. Kleckner, and A. R. Newton, “Iterated timing analysis and SPLICE 1,” in Proc. ICCAD, Santa Clara, CA, Sept. 1983, pp. 139–140.
18. R. A. Saleh and A. Newton, “The exploitation of latency and multirate behavior using nonlinear relaxation algorithms for circuit simulation,” IEEE Trans. Computer-Aided Design, pp. 1286–1298, Dec. 1989.
19. J. M. Ortega and W. C. Rheinbolt, Iterative Solution of Nonlinear Equations in Several Variables. New York: Academic Press, 1970.
20. J. T. Deutsch and A. R. Newton, “A multiprocessor implementation of accurate electrical circuit simulation algorithm,” in Proc. 19th ACM/IEEE Design Automation Conf., Las Vegas, NV, June 1984, pp. 350–357.
21. G. K. Jacob, A. R. Newton, and D. O. Peterson, “An empirical analysis of the performance of a multiprocessor-based circuit simulator,” in Proc. 23rd ACM/IEEE Design Automation Conf., Las Vegas, NV, June 1986, pp. 588–593.
22. G. G. Hung, K. Gallivan, and R. Saleh, “Parallel circuit simulation based on nonlinear relaxation methods,” in Proc. Int. Symp. on Circuits and Systems, Singapore, June 1991, pp. 2284–2287.
23. G. Bischoff and S. Greenberg, “CAYENNE: A parallel implementation of the circuit simulator SPICE,” in Proc. ICCAD, Santa Clara, CA, Nov. 1986, pp. 182–185.
24. P. Sadayappan and V. Visvanathan, “Circuit simulation on a multiprocessor,” in Proc. Custom Integrated Circuit Conf., Portland, OR, May 1987, pp. 124–128.
25. F. Yamamoto and S. Takahashi, “Vectorized LU decomposition algorithms for large-scale circuit simulation,” IEEE Trans, on Computer-Aided Design, pp. 232–239, July 1985.