Switched-Source-Impedance CMOS Circuit For Low Standby Subthreshold Current Giga-Scale LSI’s

IEEE Journal of Solid-State Circuits

Volumn 28, Issue 11, 1993, Pages 1131-1135

  Horiguchi, Masashi ^a   Sakata, Takeshi ^a   Itoh, Kiyoo ^a  

^a HITACHI LTD   (Japan)

Author keywords

[No Author keywords available]

Indexed keywords

COMBINATORIAL CIRCUITS; ELECTRIC CURRENT CONTROL; ELECTRIC CURRENTS; ELECTRIC IMPEDANCE; GATES (TRANSISTOR); LSI CIRCUITS; MOS DEVICES; RANDOM ACCESS STORAGE; SCHEMATIC DIAGRAMS; SEQUENTIAL CIRCUITS; VOLTAGE CONTROL;

DYNAMIC RANDOM ACCESS STORAGE; GIGA SCALE LSI; STANDBY CURRENT; STANDBY NODE VOLTAGES; SUBTHRESHOLD CURRENT; SWITCHED SOURCE IMPEDANCE; TEMPERATURE FLUCTUATIONS; THRESHOLD VOLTAGE SCALING;

CMOS INTEGRATED CIRCUITS;

EID: 0027698768     PISSN: 00189200     EISSN: 1558173X     Source Type: Journal    
DOI: 10.1109/4.245593     Document Type: Article

References (6)

1. R. H. Dennard et al., “Design of ion-implanted MOSFET’s with very small physical dimensions,” IEEE J. Solid-State Circuits, vol. SC-9, pp. 256–268, Oct. 1974.
2. K. Itoh, “Reviews and prospects of deep sub-micron DRAM technology,” in Extended Abstracts 1991 Int. Conf. Solid-State Devices and Materials, Aug. 1991, pp. 468–471.
3. S. M. Sze, Physics of Semiconductor Devices, 2nd ed. New York: Wiley. 1981.
4. F. H. Gaensslen and R. C. Jaeger, “Low temperature microelectronics,” in Extended Abstracts 22nd (1990 Int.) Conf. Solid-State Devices and Materials, Aug. 1990, pp. 353–356.
5. G. Kitsukawa et al., “256-Mb DRAM technologies for file applications,” ISSCC Dig. Tech. Papers, pp. 48–49, Feb. 1993.
6. M. Horiguchi et al., “A tunable CMOS DRAM voltage limiter with stabilized feedback amplifier,” IEEE J. Solid-State Circuits, vol. 25, pp. 1129–1135, Oct. 1990.