Algorithms for Transient Three-Dimensional Mixed-Level Circuit and Device Simulation

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Volumn 12, Issue 11, 1993, Pages 1726-1733

  Mayaram, Kartikeya ^a   Chern, Jue Hsien ^b   Yang, Ping ^b  

^a LUCENT TECHNOLOGIES   (United States)

^b TEXAS INSTRUMENTS   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

MIXER CIRCUITS; SIMULATION; SIMULATORS; THREE DIMENSIONAL;

DEVICE SIMULATION; MIXED LEVEL CIRCUIT;

ALGORITHMS;

EID: 0027694939     PISSN: 02780070     EISSN: 19374151     Source Type: Journal    
DOI: 10.1109/43.248083     Document Type: Article

References (20)

1. W. L. Engl, R. Laur, and H. K. Dirks, “MEDUSA—A simulator for modular circuits,” IEEE Trans. Computer-Aided Design, vol. 1, pp. 85–93, Apr. 1982.
2. M. S. Mock, Analysis of Mathematical Models of Semiconductor Devices. Dublin, Ireland: Boole Press, 1983, pp. 171–193.
3. J. G. Rollins and J. Choma, “Mixed-mode PISCES-SPICE coupled circuit and device solver,” IEEE Trans. Computer-Aided Design, vol. 7, pp. 862–867, Aug. 1988.
4. K. Mayaram and D. O. Pederson, “Coupling algorithms for mixed-level circuit and device simulation,” IEEE Trans. Computer-Aided Design, vol. 11, pp. 1003–1012, Aug. 1992.
5. J. R. F. McMacken and S. G. Chamberlain, “CHORD: A modulator semiconductor device simulation development tool incorporating external network models,” IEEE Trans. Computer-Aided Design, vol. 8, pp. 826–836, Aug. 1989.
6. P. Dickinger, P. Lindorfer, G. Nanz, and S. Selberherr, “Connection of network and device simulation,” NUPAD III Tech. Digest, pp. 73–74, June 1990.
7. T. Kobori, “Device simulation intending small scale circuit level analysis,” NUPAD III Tech. Digest, pp. 75–76, June 1990.
8. S. Xiao and C. Huang, “A two-dimensional integrated device/circuit numerical model for GaAs DCFL gate simulation,” Solid-State Electron., vol. 33, no. 12, 1511–1517, 1990.
9. M. Schroter, “DEVICE—A mixed-mode device-circuit simulator for DC, transient and small-signal (HF) operation,” in Proc. NASECODE VII, 1991, 193–195.
10. J. S. Fu, C. L. Axness, and H. T. Weaver, “Memory SEU simulations using 2-D transport calculations,” IEEE Electron. Lett., vol. EDL-6, pp. 422–424, Aug. 1985.
11. A. Ochoa, Jr., C. L. Axness, H. T. Weaver, and J. S. Fu, “A proposed new structure for SEU immunity in SRAM employing drain resistance,” IEEE Electron. Lett., vol. EDL-8, pp. 537–539, Nov. 1987.
12. H. T. Weaver, C. L. Axness, J. D. McBrayer, J. S. Browning, J. S. Fu, A. Ochoa, Jr., and R. Koga, “An SEU tolerant memory cell derived from fundamental studies of SEU mechanisms in SRAM,” Trans. Nuc. vol.34 pp.1281-1286 Dec. 1987.
13. J. H. Chem, J. T. Maeda, L. A. Arledge, and P. Yang, “SIERRA: A 3-D device simulator for reliability modeling,” IEEE Trans. Computer-Aided Design, vol. 8, pp. 516–527, May 1989.
14. T. L. Quarles, “The SPICE3 implementation guide,” Memo. No. UCB/ERL M89/44, Electronics Research Laboratory, Univ. California, Berkeley, CA, Apr. 1989.
15. C. den Heijer, “Preconditioned iterative methods for nonsymmetric linear systems,” in Proc. Intl. Conf. Simulation Semiconductor Dev. Processes, Pineridge Press, Swansea, UK, pp. 267–285, 1984.
16. P. Sonneveld, “CGS, a fast Lanczos-type solver for nonsymmetric linear systems,” SIAM J. Sci. Stat. Comput., vol. 10, no. 1, pp. 36–52, Jan 1989.
17. G. Heiser, C. Pommerell, J. Weiss, and W. Fichtner, “Three-dimensional numerical semiconductor device simulation: Algorithms, architectures, results,” IEEE Trans. Computer-Aided Design, vol. 10, pp. 1218–1229, Aug. 1989.
18. J. Chem, K. Mayaram, L. Arledge, P. Yang, J. Maeda, and P. Hagelstein, “A concurrent conjugate-gradient-based 3-D device equation solver including latency,” NUPAD III Tech. Digest, pp. 31–32, June 1990.
19. K. Mayaram, P. Yang, J. Chem, R. Burch, L. Arledge, and P. Cox, “A parallel block-diagonal preconditioned conjugate-gradient solution algorithm for circuit and device simulations,” in Proc. ICCAD-90, pp. 446–449, Nov. 1990.
20. R. A. Rohrer, “Circuit partitioning simplified,” IEEE Trans. Circuits and Systems, vol. 35, pp. 2–5, Jan. 1988.