CMOS Design of Chaotic Oscillators Using State Variables: A Monolithic Chua's Circuit

IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing

Volumn 40, Issue 10, 1993, Pages 596-613

  Rodríguez Vázquez, Angel ^a   Delgado Restituto, Manuel ^a  

^a UNIVERSITY OF SEVILLE   (Spain)

Author keywords

[No Author keywords available]

Indexed keywords

CAPACITORS; CHAOS THEORY; ELECTRIC NETWORK ANALYSIS; ELECTRIC NETWORK SYNTHESIS; INTEGRATED CIRCUIT LAYOUT; MATHEMATICAL MODELS; MONOLITHIC INTEGRATED CIRCUITS; OSCILLATORS (ELECTRONIC); PIECEWISE LINEAR TECHNIQUES; STATE SPACE METHODS;

BIFURCATION; CHAOTIC OSCILLATOR; MONOLITHIC CHUA CIRCUIT; ORDINARY DIFFERENTIAL EQUATIONS; PIECEWICE LINEAR DYNAMIC SYSTEM; QUASI-LINEAR VCCS; STATE VARIABLE METHOD;

CMOS INTEGRATED CIRCUITS;

EID: 0027685160     PISSN: 10577130     EISSN: None     Source Type: Journal    
DOI: 10.1109/82.246161     Document Type: Article

References (81)

1. L. O. Chua (Ed.), “Special Issue on Chaotic Systems,” Proc. IEEE, vol. 75, Aug. 1987.
2. R. N. Madan (Ed.), Chua’s Circuit: A Paradigm for Chaos. Singapore: World Scientific, 1993.
3. G. C. McGonigal and M. I. Elmasry, “Generation of noise by electronic iteration of the logistic map,” IEEE Trans. Circuits Syst., vol. CAS-34, pp. 981–983, Aug. 1987.
4. A. Rodriguez-Vazquez, M. Delgado-Restituto, S. Espejo, and J. L. Huertas, “Switched capacitor broadband noise generator for CMOS VLSI,” Electron. Lett., vol. 27, pp. 1913–1915, Oct. 1991.
5. A. R. Murch and R. H. T. Bates, “Colored noise generation through deterministic chaos,” IEEE Trans. Circuits Syst., vol. 37, pp. 608–613, May 1990.
6. M. Delgado-Restituto, A. Rodriguez-Vazquez, S. Espejo, and J. L. Heurtas, “A chaotic switched-capacitor circuit for 1/fγ generation,” IEEE Trans. Circuits Syst., vol. 39, pp. 325–328, Apr. 1992.
7. G. M. Bernstein and M. A. Lieberman, “Secure random number generation using chaotic circuits,” IEEE Trans Circuits Syst., vol. 37, pp. 1157–1164, Sept. 1990.
8. A. Rodriguez-Vazquez, S. Espejo, J. L. Huertas, and J. D. Martin, “Analog building blocks for noise and truly random number generation in CMOS VLSI,” Proc. 1990 Euro. Conf. Solid-State Circuits, Sept. 1990, pp. 225–228.
9. R. Schreier, “Noise-shaped coding,” Dissertation, Univ. Toronto, 1991.
10. O. C. Feely, “An analytical study of the nonlinear dynamics of sigma-delta analog-to-digital conversion,” Dissertation, Univ. of California at Berkeley, 1992.
11. T. Carroll and L. M. Pecora, “Synchronizing chaotic signals,” IEEE Trans. Circuits Syst., vol. 38, pp. 453-456, Apr. 1991.
12. A. V. Oppenheim, G. W. Wornell, S. H. Isabelle, and K. M. Cuomo, “Signal processing in the context of chaotic signals,” in Proc. 1992 IEEE Int. Conf. Acoustics Speech Signal Processing IV, Mar. 1992, pp. 117–120.
13. L. J. Kocarev, K. S. Halle, K. Eckert, U. Parlitz, and L. O. Chua, “Experimental demonstration of secure communications via chaotic synchronization,” Int. J. Bifurc. Chaos, vol. 2, pp. 709–713, Dec. 1992.
14. G. Matsumoto et al., “Chaos and phase locking in normal squid axons,” Phys. Lett. A, vol. 123, pp. 162–166, Aug. 1987.
15. W. J. Freeman, “Controlled chaos in the basal forebrain—Bifurcation during learning; itinerancy during perception,” in Proc. 2nd Int. Conf. Fuzzy Logic & Neural Networks, July 1992, pp. 933–936.
16. K. Aihara, T. Takabe, and M. Toyoda, “Chaotic neural networks,” Phys. Lett. A, vol. 144, pp. 333–340, Mar. 1990.
17. K. Judd and K. Aihara, “Neural networks and chaos,” in Proc. 1992 IEEE Int. Symp. Circuits Syst., May 1992, pp. 2765–2768.
18. A. Rodriguez-Vazquez, M. Delgado-Restituto, S. Espejo, and J. L. Huertas, “Generation of chaotic signals using current-mode techniques,” Int. Rep. to be published.
19. M. P. Kennedy, “Robust opamp realization of Chua’s circuit,” Alta Frequenz., vol. 46, pp. 66–80, Mar.-Apr. 1992.
20. V. Perez-Munuzuri, V. Perez-Villar, and L. O. Chua, “Autowaves for image processing on a two-dimensional CNN array of Chua’s circuits: Flat and wrinkled labyrinths,” Mem. UCB/ERL M92/75, June 5, 1992.
21. T. Matsumoto, L. O. Chua, and M. Komuro: “The double scroll,” IEEE Trans. Circuits Syst., vol. CAS-34, pp. 797–818, Aug. 1985.
22. M. J. Ogorzalek, “Chaotic regions from double scroll,” IEEE Trans. Circuits Syst., vol. CAS-34, pp. 201–203, Feb. 1987.
23. N. M. Nguyen and R. G. Meyer, “Si IC-compatible inductors and LC passive filters” IEEE J. Solid-State Circuits, vol. 25, pp. 1028–1031, Aug. 1990.
24. E. A. Vittoz, “MOS transistors operated in the lateral bipolar mode and their application in CMOS technology,” IEEE J. Solid-State Circuits, vol. SC-18, pp. 273–279, June 1983.
25. T. Pan and A. A. Abidi, “A 50-dB variable gain amplifier using parasitic bipolar transistors in CMOS,” IEEE J. Solid-State Circuits, vol. 24, pp. 951–961, Aug. 1989.
26. D. J. Allstot and W. C. Black, “Technological considerations for monolithic MOS switched-capacitor filtering systems,” Proc. IEEE, vol. 71, pp. 967–986, Aug. 1983.
27. E. A. Vittoz, “The design of high performance analog circuits on digital CMOS chips,” IEEE J. Solid-State Circuits, vol. SC-20, pp. 657–665, June 1985.
28. M. J. M. Pelgrom, A. C. J. Duinmaijer, and A. P. G. Welbers, “Matching properties of MOS transistors,” IEEE J. Solid-State Circuits, vol. 24, pp. 1433–1440, Oct. 1989.
29. C. Michael and M. Ismail, “Statistical modelling of device mismatch for analog MOS integrated circuits,” IEEE J. Solid-State Circuits, vol. 27, pp. 154–166, Feb. 1992.
30. L. A. Glasser and D. W. Dobberpuhl, The Design and Analysis of VLSI Circuits. Reading, MA: Addison-Wesley, 1985.
31. Y. Tsividis, Operation and Modelling of the MOS Transistors. New York: McGraw-Hill, 1987.
32. D. K. Su, M. J. Loinaz, S. Masui, and B. A. Wooley, “Experimental results and modelling techniques for substrate noise in mixed-signal integrated circuits,” IEEE J. Solid-State Circuits, vol. 28, pp. 420-430, Apr. 1993.
33. A. T. Behr, M. C. Schneider, S. N. Filho, and C. G. Montoro, “Harmonic distortion caused by capacitors implemented with MOSFET gates,” IEEE J. Solid-State Circuits, vol. 27, pp. 1470–1475, Oct. 1992.
34. J. Shyu, G. C. Temes, and F. Krummenacher, “Random errors effects in matched MOS capacitors and current sources,” IEEE J. Solid-State Circuits, vol. SC-19, pp. 948–955, Dec. 1984.
35. M. Ismail, “Four-transistor continuous-time MOS transconductor,” Electron. Lett., vol. 23, pp. 1099–1100, Sept. 1987.
36. S. Garverick and C. S. Sodini, “Large-signal linearity of scaled MOS transistors,” IEEE J. Solid-State Circuits, vol. SC-22, pp. 282–286, Apr. 1987.
37. Y. Tsividis, “Relation between incremental intrinsic capacitances and transconductances in MOS transistors,” IEEE Trans. Electron Devices, vol. ED-27, pp. 946–948, May 1980.
38. S. Wong and A. T. Salama, “Impact of scaling on MOS analog performance,” IEEE J. Solid-State Circuits, vol. SC-18, pp. 106–114, Feb. 1983.
39. E. Sano, T. Tsukahara, and A. Iwata, “Performance limits of mixed analog/digital circuits with scaled MOSFET’s,” IEEE J. Solid-State Circuits, vol. SC-23, pp. 942–949, Aug. 1988.
40. K. Lakshmikumar, R. A. Hadaway, and M. Copeland, “Characterization and modeling of mismatch in MOS transistors for precision analog design,” IEEE J. Solid-State Circuits, vol. SC-21, pp. 1057–1066, Dec. 1986.
41. J. L. McCreary, “Matching properties, and voltage and temperature dependence of MOS capacitors,” IEEE J. Solid-State Circuits, vol. SC-16, pp. 608–616, Dec. 1981.
42. J. M. Steininger, “Understanding wide-band MOS transistors,” IEEE Circuits Devices Mag., vol. 6, pp. 26-31, May 1990.
43. A. Hausner, Analog and Analog/Hybrid Computer Programming. Englewood Cliffs, NJ: Prentice-Hall, 1971.
44. J. K. Roberge, Operational Amplifiers. Theory and Practice. New York: John Wiley, 1975.
45. R. L. Geiger and E. Sanchez-Sinencio, “Active filter design using operational transconductance amplifiers: A tutorial,” IEEE Circuits Devices Mag., vol. 1, pp. 20-32, Mar. 1985.
46. Y. Tsividis, M. Banu, and J. Khoury, “Continuous-time MOSFET-C filters in VLSI,” IEEE Trans. Circuits Syst., vol. CAS-33, pp. 125-140, Feb. 1986.
47. A. Rodriguez-Vazquez, B. Linares-Barranco, J. L. Huertas, and E. Sanchez-Sinencio, “On the design of voltage-controlled sinusoidal oscillators using OTAs,” IEEE Trans. Circuits Syst., vol. 37, pp. 198-211, Feb. 1990.
48. K. D. Peterson, A. Nedungadi, and R. L. Geiger, “Amplifier design considerations for high frequency monolithic filters,” Proc. 1987 Euro. Conf. Circuit Theory Design, Sept. 1987, pp. 321-326.
49. A. S. Sedra and P. O. Brackett, Filter Theory and Design: Active and Passive. Portland, OR: Matrix, 1978.
50. R. Gregorian and G. C. Temes, Analog MOS Integrated Circuits for Signal Processing. New York: Wiley, 1986.
51. P. E. Allen and D. R. Holberg, CMOS Analog Circuit Design. New York: Holt, Rinehart and Winston, 1987.
52. R. Unbehauen and A. Cichocki, MOS Switched-Capacitor and Continuous-Time Integrated Circuits and Systems. Heidelberg, Germany: Springer-Verlag, 1989.
53. Y. P. Tsividis and J. O. Voorman (Eds.), Integrated Continuous-Time Filters. New York: IEEE, 1993.
54. L. O. Chua and S. M. Kang, “Section-wise piecewise-linear functions: Canonical representations, properties and applications,” Proc. IEEE, vol. 65, pp. 915-929, June 1977.
55. L. O. Chua and S. Wong, “Synthesis of piecewise-linear networks,” Electron. Circuits Syst., vol. 2, pp. 102-108, July 1978.
56. G. A. Watson, Approximation Theory and Numerical Methods. Binghamton, NY: Wiley, 1980.
57. S. M. Kang and L. O. Chua, “A global representation of multidimensional piecewise-linear functions with linear partition,” IEEE Trans. Circuit. Syst., vol. CAS-25, pp. 938-940, Nov. 1978.
58. J. W. Fattaruso and R. G. Meyer, “MOS analog function synthesis,” IEEE J. Solid-State Circuits, vol. SC-22, pp. 1056-1063, Dec. 1987.
59. C. Turchetti and M. Conti, “A new class of neural network based on approximate identities for approximation and learning,” in Proc. IEEE 1992 Int. Symp. Circuits Syst., pp. 359-362.
60. E. Sanchez-Sinencio, J. Ramirez-Angulo, B. Linares-Barranco and A. Rodriguez-Vazquez, “Operational transconductance amplifier-based nonlinear function synthesis,” IEEE J. Solid-State Circuits, vol. 24, pp. 1576-1586, Dec. 1989.
61. N. I. Khachab and M. Ismail, “Linearization techniques for nth-order sensor models in MOS VLSI technology,” IEEE Trans. Circuits Syst., vol. 38, pp. 1439-1450, Dec. 1991.
62. Z. Wang, “Analytical determination of output resistance and dc matching errors in MOS current mirrors,” Proc. IEEE, vol. 137, pt. G, pp. 397-404, Oct. 1990.
63. D. G. Nairn and A. T. Salama, “Current mode algorithmic analog-to-digital converters,” IEEE J. Solid-State Circuits, vol. 25, pp. 997-1004, Aug. 1990.
64. E. Sackinger and W. Guggenbuhl, “A high-swing high-impedance MOS cascode circuit,” IEEE J. Solid-State Circuits, vol. 25, pp. 289-298, Feb. 1990.
65. Z. Wang, Current-Mode Analog Integrated Circuits and Linearization Techniques in CMOS Technology. Konstanz: Hartung-Gorre Verlag, 1990.
66. B. Nauta, Analog CMOS Filters for Very-High Frequencies. Boston: Kluwer, 1992.
67. C. Toumazou, F. J. Lidgey, and D. G. Haigh (Eds.), Analog IC Design: The Current-Mode Approach. London: Peter Peregrinus, 1990.
68. J. Pennock, P. Frith, and R. G. Barker, “CMOS triode transconductor continuous-time filters,” in Proc. of the 1986 IEEE Custom Integrated Circuits Conf, 1986, pp. 378-381.
69. B. Nauta, E. Klumperink, and W. Kruiskamp, “A CMOS triode transconductor,” in Proc. 1991 IEEE Int. Symp. Circuits Syst., May 1991, pp. 2232-2235.
70. B. Stefanelli and A. Kaiser, “CMOS triode transconductor with high dynamic range,” Electron. Lett., vol. 26, pp. 880-881, June 1990.
71. U. Gatti, F. Maloberti, and G. Torelli, “A novel CMOS linear transconductance cell for continuous-time filters,” in Proc. 1990 IEEE Int. Symp. Circuits Syst., May 1990, pp. 1173-1176.
72. Y. P. Tsividis, Z. Czamul and S. C. Fang, “MOS transconductors and integrators with high linearity,” Electron. Lett., vol. 22, pp. 245-246, Feb. 1986.
73. F. Krummenacher, “Design considerations for high-frequency CMOS transconductance amplifier capacitor (TAC) filters,” in Proc. IEEE 1989 Int. Symp. Circuits Syst., 1989, pp. 100-105.
74. H. Khorramabadi and P. R. Gray, “High frequency CMOS continuoustime filters,” IEEE J. Solid-State Circuits, vol. SC-19, pp. 939-948, Dec. 1984.
75. A. Nedungadi and T. R. Viswanathan, “Design of linear CMOS transconductance elements,” IEEE Trans. Circuits Syst., vol. CAS-31, pp. 891–894, Oct. 1984.
76. E. Seevink and R. F. Wassenaar, “A versatile CMOS linear transconductor/square-law function circuit,” IEEE J. Solid-State Circuits, vol. SC-22, pp. 366–377, June 1987.
77. P. Wu and R. Schaumann, “Tunable operational transconductance amplifier with extremely high linearity over very large input range,” Electron. Lett., vol. 27, pp. 1254–1255, July 1991.
78. F. Medeiro, A. Rodriguez-Vazquez, R. Dommguez-Castro and J. L. Huertas, “Simulation based analog design optimization tool using statistical optimization,” Proc. 1992 Euro. Solid-State Circuits Conf., Sept. 1992, pp. 259–262.
79. V. Gopinathan, Y. P. Tsividis, K. Tan, and R. K. Hester, “Design considerations for high-frequency continuous-time filters and implementation of an antialiasing filter for digital video,” IEEE J. Solid-State Circuits, vol. 25, pp. 1368–1378, Dec. 1990.
80. R. Schaumann, “Design of continuous-time fully integrated filters: A review,” Proc. IEEE, vol. 136, pt. G, pp. 184–190, Aug. 1989.
81. P. M. VanPeteghem and R. Song, “Tuning strategies in high-frequency integrated continuous-time filters,” IEEE Trans. Circuit Syst., vol. 36, pp. 136–139, Jan. 1989.