TOSCA: A Simulator for Switched-Capacitor Noise-Shaping A/D Converters

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Volumn 12, Issue 9, 1993, Pages 1376-1386

  Liberali, Valentino ^a   Maloberti, Franco ^a   Ciapponi, Marco ^a   Dias, Victor F ^b  

^a UNIVERSITY OF PAVIA   (Italy)

^b INSTITUTO SUPERIOR TÉCNICO   (Portugal)

Author keywords

[No Author keywords available]

Indexed keywords

ANALOG TO DIGITAL CONVERSION; CAPACITORS; SIMULATORS; SWITCHED FILTERS;

NOISE SHAPING; OVERSAMPLED SWITCHED CAPACITOR ANALOG TO DIGITAL CONVERTER; SWITCHED CAPACITOR; TOSCA;

ELECTRIC CONVERTERS;

EID: 0027667249     PISSN: 02780070     EISSN: 19374151     Source Type: Journal    
DOI: 10.1109/43.240085     Document Type: Article

References (36)

1. Y. Matsuya, K. Uchimura, A. Iwata, T. Kobayashi, M. Ishikawa, and T. Yoshitome, “A 16-bit oversampling A-to-D conversion technology using triple-integration noise shaping,” IEEE J. Solid-State Circuits, vol. SC-22, pp. 921–929, Dec. 1987.
2. B. E. Boser and B. A. Wooley, “;The design of sigma-delta modulation analog-to-digital converters,” IEEE J. Solid-State Circuits, vol. 23, pp. 1298–1308, Dec. 1988.
3. D. R. Welland, B. P. del Signore, E. J. Swanson, T. Tanaka, K. Hamashita, S. Hara, and K. Takasuka, “A stereo 16-bit delta-sigma A/D converter for digital audio,” J. Audio Eng. Soc., vol. 37, pp. 476–486, June 1989.
4. M. Rebeschini, N. R. Van Bavel, P. Rakers, R. Greene, J. Caldwell, and J. R. Haugh, “A 16-b 160 kHz CMOS A/D converter using sigma-delta modulation,” IEEE J. Solid-State Circuits, vol. 25, pp. 431–440, Apr. 1990.
5. B. Signore, D. Kerth, N. Sooch, and E. Swanson, “A monolithic 20-b delta sigma A/D converter,” IEEE J. Solid-State Circuits, vol. 25, pp. 1311–1316, Dec. 1990.
6. R. W. Adams, P. F. Ferguson Jr., A. Ganesan, S. Vincelette, A. Volpe, and R. Libert, “Theory and practical implementation of a fifth-order sigma-delta A/D converter,” J. Audio Eng. Soc., vol. 39, no. 7/8, pp. 515–528, July/Aug. 1991.
7. V. F. Dias, G. Palmisano, P. O’Leary, and F. Maloberti, “Fundamental limitations of switched-capacitor sigma-delta modulators,” in Inst. Elect. Eng. Proc.–Part G, vol. 139, no. 1, pp. 27–32, Feb. 1992.
8. V. F. Dias, G. Palmisano, F. Maloberti, “Noise in mixed continuous-time switched-capacitor sigma-delta modulators,” to appear in Inst. Elect. Eng. Proc.–Part G, vol. 139, no. 6, pp. 680–684, Dec. 1992.
9. M. W. Hauser, “Technology scaling and performance limitations in delta-sigma analog-digital converters,” in Proc. IEEE Int. Symp. Circuits and Systems, 1990, 356–359.
10. B. E. Boser, K.P. Karmann, H. Martin, and B. A. Wooley, “Simulating and testing oversampled analog-to-digital converters,” IEEE Trans. Computer-Aided Design, vol. 7, pp. 668–674, June 1988.
11. C. M. Wolf and L. R. Carley, “Simulation of S-D modulators using behavioural models,” in Proc. IEEE Int. Symp. Circuits and Systems, 1990, pp. 376–379.
12. T. Ritoniemi, T. Karema, H. Tenhunen, M. Lindell, “Fully differential CMOS sigma-delta modulator for high-performance analog-to-digital conversion with 5 V operating voltage,” in Proc. IEEE Int. Symp. Circuits and Systems, pp. 2321–2326, 1988.
13. K. C.H. Chao, S. Nadeem, W. L. Lee, and C. G. Sodini, “A higher order topology for interpolative modulators for oversampling A/D converters,” IEEE Trans. Circuits Syst., vol. CAS-37, pp. 309–318, Mar. 1980.
14. Saber Users Guide. Analogy Inc., 1989.
15. ELDO—Electrical Circuit Simulator. Ulm, Germany: Anacad Computer Systems, 1991.
16. G. Brauns, R. Bishop, M. Steer, J. Paulos, and S. Ardalan, “A table-based modeling of delta-sigma modulators using ZSIM,” IEEE Trans. Computer-Aided Design, vol. 9, pp. 142–150, Feb. 1990.
17. F. Medeiro, B. Verdu, A. Vazquez, and J. Huertas, “A tool for automated design of sigma-delta modulators using statistical optimization,” in Proc. IEEE Int. Symp. Circuits and Systems, Chicago, IL, May 1993.
18. V. F. Dias, “A design environment for switched-capacitor noise-shaping A/D converters,” Ph.D. dissertation, University of Pavia, Italy, 1991.
19. J. Doernberg, H. Lee, and D. Hodges, “Full-speed testing of A/D converters,” IEEE J. Solid-State Circuits, vol. SC-19, pp. 820–827, Dec. 1984.
20. M. Bossche, J. Schoukens, J. Reneboog, “Dynamic testing and diagnostics of A/D converters,” IEEE Trans. Circuits and Systems, vol. CAS-33, pp. 775–785, Aug. 1986.
21. M. F. Wagdy and S. S. Awad, “Determining ADC effective number of bits via histogram testing,” IEEE Trans. Instrum. Meas., vol. 40, pp. 770-772,Aug. 1991.
22. V. F. Dias, F. Maloberti, “Design and performance evaluation of high-resolution oversampling A/D converters,” in Proc. Fourth CSI/ IEEE Int. Symp. VLSI Design, New Delhi, India, Jan. 1991.
23. V. F. Dias, V. Liberali, F. Maloberti, “TOSCA: A simulator for oversampling converters with behavioural modeling,” in Proc. IEEE Comp Euro '91, Bologna, Italy, May 1991.
24. V. F. Dias, V. Liberali, F. Maloberti, “TOSCA: A user-friendly behavioural simulator for oversampling A/D converters,” in Proc. IEEE Int. Symp. Circuits and Systems, Singapore, June 1991.
25. V. F. Dias, V. Liberali, and F. Maloberti, “TOSCA User’s Guide,” Internal Univ. Pavia, 1991.
26. L. W. Nagel, D. O. Pederson, “SPICE simulation program with integrated circuit emphasis,” presented at the 19th Midwest Symp. on Circuit Theory, Waterloo, U.K., Apr. 1973.
27. A. V. Oppenheim and R. W. Schafer, Digital Signal Processing. Englewood Cliffs, NJ: Prentice-Hall, 1986.
28. S. C. Fang, Switcap Users Guide. New York: Columbia University, 1982.
29. K. Suyama, S.C. Fang, and Y. Tsividis, “Simulation of mixed switched-capacitor/digital networks with signal-driven switches,” IEEE J. Solid-State Circuits, vol. 25, pp. 1403–1413, Dec. 1990.
30. V. F. Dias, J. Franca, “A comparative study of FIR switched-capacitor decimator structures for high-frequency applications,” in Proc. 31st Midwest Symp. on Circuits and Systems, St. Louis, MO, Aug. 1988.
31. J. Candy, “Decimation for sigma-delta modulation,” IEEE Trans. Commun., vol. COM-34, 72–76, Jan. 1986.
32. R. Crochiere, L. Rabiner, Multirate Digital Signal Processing. Englewood Cliffs, NJ: Prentice-Hall, 1983.
33. The Engineering Staff of Analog Devices Inc., Analog-Digital Conversion Handbook. Englewood Cliffs, NJ: Prentice-Hall, 1986.
34. F. J. Harris, “On the use of windows for harmonic analysis with discrete fourier transform,” in Proc. IEEE, vol. 66, pp. 51–83, Jan. 1978.
35. A. H. Nuttall, “Some windows with very good sidelobe behaviour,” IEEE Trans. Acoustics, Speech, and Signal Processing, vol. ASSP-29, pp. 84–91, Feb. 1981.
36. D. B. Ribner, “A comparison of modulator networks for high-order oversampled EA analog-to-digital converters,” IEEE Trans. Circuits Syst., vol. 38, pp. 145–159, Feb. 1991.