|
Volumn 42, Issue 9, 1993, Pages 1141-1146
|
A Systolic Architecture for Computing Inverses and Divisions in Finite Fields GF(2m)
a a |
Author keywords
design; Finite field division; finite field inversion; logic circuit; serial in serial out; standard basis; system of linear equations; systolic array; VLSI
|
Indexed keywords
ALGORITHMS;
COMPUTER CIRCUITS;
ERROR ANALYSIS;
ERROR CORRECTION;
INFORMATION THEORY;
INVERSE PROBLEMS;
LINEAR ALGEBRA;
LINEARIZATION;
LOGIC CIRCUITS;
VLSI CIRCUITS;
FINITE FIELD DIVISION;
FINITE FIELD INVERSION;
SYSTOLIC ARCHITECTURE;
LOGIC DESIGN;
|
EID: 0027663290
PISSN: 00189340
EISSN: None
Source Type: Journal
DOI: 10.1109/12.241603 Document Type: Article |
Times cited : (34)
|
References (13)
|