Parallel-Concurrent Fault Simulation

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Volumn 1, Issue 3, 1993, Pages 356-364

  Saab, Daniel G ^a  

^a UNIVERSITY OF ILLINOIS AT URBANA CHAMPAIGN   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; COMPUTER APPLICATIONS; COMPUTER SIMULATION; ELECTRIC FAULT LOCATION; EQUIVALENT CIRCUITS; LOGIC CIRCUITS; LOGIC DESIGN; MATHEMATICAL MODELS;

AUTOMATIC GROUPING CRITERION; PARALLEL CONCURRENT FAULT SIMULATION;

ELECTRIC FAULT CURRENTS;

EID: 0027658725     PISSN: 10638210     EISSN: 15579999     Source Type: Journal    
DOI: 10.1109/92.238447     Document Type: Article

References (18)

1. G. Pfister, “The Yorktown Simulation Engine,” in Proc. 19th ACM/IEEE Design Automation Conf., 1982.
2. Y. M. Levendel, P. R. Menon, and S. H. Patel, “Parallel fault simulation using distributed processing,” Bell Syst. Tech. J vol. 62, no. 10, pp. 3107–3130, Dec. 1983.
3. T. Blank, “A survey of hardware accelerators used in computer aided design,” IEEE Design & Test Comput., Aug. 1984.
4. M. A. Breuer and A. D. Friedmann, Diagnosis and Reliable Design of Digital Systems. Rockville, MD: Computer Science Press, 1976.
5. E. W. Thompson and S. A. Szygenda, “Digital logic simulation in a time-based, table-driven environment: part 2. parallel fault simulation,” Comput., vol. 8, pp. 38–49, Mar. 1975.
6. D. B. Armstrong, “A deductive method for simulating faults in logic circuits,” IEEE Trans. Comput., vol. C-21, pp. 464–471, May 1972.
7. E. G. Ulrich, D. Lacy, N. Philips, J. Tellier, M. Kearney, T. Elkind, and R. Beaven, “High-speed concurrent fault simulation with vectors and scalars,” in Proc. 17th ACM Design Automation Workshop, June 1980, pp. 374–380.
8. S. Kyushik, “Fault simulation with the parallel valued list algorithm,” VLSI Syst. Design, pp. 36–43, Dec. 1985.
9. P. R. Moorby, “Fault simulation using parallel valued lists,” in Proc. IEEE lnt. Conf. Computer-Aided Design (Santa Clara, CA), 1983, pp. 101–102.
10. W.-T. Cheng and M.-L. Yu, “Differential fault simulation—A fast method using minimal memory,” in Proc. Design Automation Conf, June 1989, pp. 424–428.
11. T. M. Niermann, W.-T. Cheng, and J. H. Patel, “PROOFS: A fast memory-efficient sequential circuit fault simulator,” IEEE Trans. Computer-Aided Design, vol. 11, pp. 198–207, Feb. 1992.
12. I. N. Hajj and D. G. Saab, “Fault modeling and logic simulation of MOS VLSI circuits based on logic expression extraction,” in Proc. IEEE lnt. Conf. Computer-Aided Design (Santa Clara, CA), Sept. 1983, pp. 99–100.
13. S. Seshu and D. N. Freeman, “The diagnosis of asynchronous sequential switching systems,” IRE Trans. Electron. Computing, vol. EC-11, pp. 459–465, 1962.
14. Y. H. Levendel and P. R. Menon, “Fault-simulation methods—extensions and comparison,” Bell Syst. Tech. J., vol. 60, pp. 2235–2259, Nov. 1981.
15. E. G. Ulrich and T. Baker, “Concurrent simulation of nearly identical digital networks,” Comput., vol. 7, pp. 39–44, Apr. 1974.
16. D. G. Saab and I. N. Hajj “Parallel and concurrent fault simulation of MOS circuits,” in Proc. IEEE lnt. Conf. Comput. Design (Port Chester, NY), Oct. 1984, pp. 752–756.
17. I. N. Hajj and D. G. Saab, “Symbolic logic simulation of MOS circuits,” in Proc. Int. Symp. Circuits Syst., 1983, pp. 246–249.
18. A. H. Aho, J. E. Hopcroft, and J. D. Ullman, The Design and Analysis of Computer Algorithms. Reading, MA: Addison-Wesley, 1974.