On the Circuit Implementation Problem

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Volumn 12, Issue 8, 1993, Pages 1147-1156

  Li, Wing Ning ^a   Lim, Andrew ^b   Sahni, Sartaj ^b   Agrawal, Prathima ^c  

^a UNIVERSITY OF ARKANSAS   (United States)

^b UNIVERSITY OF FLORIDA   (United States)

^c LUCENT TECHNOLOGIES   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; HEURISTIC METHODS; LOGIC GATES;

CIRCUIT IMPLEMENTATION; PSEUDO POLYNOMIAL TIME ALGORITHM; SERIES PARALLEL CIRCUITS;

LOGIC CIRCUITS;

EID: 0027650221     PISSN: 02780070     EISSN: 19374151     Source Type: Journal    
DOI: 10.1109/43.238607     Document Type: Article

References (16)

1. K. McNall and A. Casavant, “Automatic operator configuration in the synthesis of pipelined architectures,” in 27th Design Automation Conf., pp. 174–179, 1990.
2. P. Chan, “Algorithms for library-specific sizing of combinational logic,” in ACM/IEEE Design Automation Conf., pp. 353–356, 1990.
3. J. Darringer and W. Joyner and L. Bermen and L. Trevillyan, “Logic synthesis through local transformations,” IBM J. Res. Develop., vol. 25, pp. 272–280, July 1981.
4. D. Gregory and K. Bartlett and A. Gues and G. Hachtel, “SOCRATES: A System for automatically synthesizing and optimizing combinational logic,” in 23rd Design Automation Conf., pp. 79–85, 1986.
5. K. Keutzer, “DAGON: technology binding and local optimization by DAG matching,” in 24th Design Automation Conf., pp. 341–347, 1987.
6. E. Detjens, G. Gannot, R. Rudell, A. Sangiovanni-Vincentelli, and A. Wang, “Technology mapping in MIS,” in Proc. IEEE Int. Conf. Computer-Aided Design, pp. 116–119, 1987.
7. H. Touati, C. Moon, R. Brayton, and A. Wang, “Performance-oriented technology mapping,” Adv. Res. in VLSI, pp. 79–97, 1990.
8. R. Brayton, G. Hectel, C. McMullen, and A. Sangiovanni-Vincentelli, Logic Minimization Algorithms for VLSI Synthesis. The Netherlands: Kluwer Academic, 1984.
9. R. Brayton, R. Rudell, A. Sangiovanni-Vincentelli, and A. Wang, “MIS: A multiple-level logic optimization system,” IEEE Trans. Computer-Aided Design, vol. CAD-6, pp. 1062–1081, Nov. 1987.
10. R. Rudell, “Logic synthesis for VLSI design,” Ph.D. dissertation, Univ. California, Berkeley, ERL Memo 89/49, 1989.
11. C. Berman and J. Carter, “The fanout problem: From theory to practice,” Adv. Res. in VLSI, pp. 69–99, 1989.
12. K. J. Singh, A. R. Wang, R. K. Brayton, and A. Sangiovanni-Vincentelli, “Timing optimization of combinational logic,” in Proc. IEEE Int. Conf. Computer-Aided Design, pp. 282–285, 1988.
13. M. Garey and D. Johnson, Computers and Intractability: A Guide to the Theory of NP-Completeness. San Francisco, CA: Freeman, 1979.
14. E. Horowitz and S. Sahni, Fundamentals of Computer Algorithms. New York: Computer Science Press, 1978.
15. J. Valdes, R. Tarjan, and E. Lawler, “The recognition of series and parallel digraphs,” SIAM J. Comput., vol. 11, no. 2, pp. 298–313, May 1982.
16. F. Brglez and H. Fujiwara, “Neutral netlist of ten combinational benchmark circuits and a target translator in FORTRAN,” in Proc. IEEE Info. Symp. Circuits and Systems, 1985.