Asymptotic Waveform Evaluation for Transient Analysis of 3-D Interconnect Structures

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Volumn 12, Issue 7, 1993, Pages 988-996

  Kumashiro, Shigetaka ^a   Rohrer, Ronald A ^b   Strojwas, Andrzej J ^b  

^a NEC CORPORATION   (Japan)

^b CARNEGIE MELLON UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CAPACITANCE; COMPUTER SIMULATION; COMPUTER SOFTWARE; ELECTRIC NETWORK ANALYSIS; ELECTRIC RESISTANCE; FREQUENCY RESPONSE; MATRIX ALGEBRA; SIMULATORS; THREE DIMENSIONAL; TRANSFER FUNCTIONS;

ASYMPTOTIC WAVEFORM EVALUATION; CIRCUIT SIMULATOR; MILLIONS OF INSTRUCTIONS PER SECOND; NODAL ANALYSIS; RC MESH NETWORK; SOFTWARE PACKAGE: 3DAWE; THREE DIMENSIONAL INTERCONNECT STRUCTURES; TIME RESPONSE ANALYSIS; TRANSIENT ANALYSIS;

TIME DOMAIN ANALYSIS;

EID: 0027631875     PISSN: 02780070     EISSN: 19374151     Source Type: Journal    
DOI: 10.1109/43.238035     Document Type: Article

References (19)

1. A. E. Ruehli, “Survey of Computer Aided electrical analysis of integrated circuit interconnections,” IBM J. Res. Develop., vol. 23, pp. 626–639, 1979.
2. C. W. Roger, F. Harrington, J. R. Mautz, and T. K. Sarkar, “Multiconductor transmission lines in multilayered dielectric media,” IEEE Trans. Microwave Theory Techniques, vol. 32, pp. 439–450, 1984.
3. P. E. Cottrel and E. M. Buturla, “VLSI wiring capacitance,” IBM J. Res. Develop., vol. 29, pp. 277–288, 1985.
4. R. H. Uebbing and M. Fukuma, “Process-based three-dimensional capacitance simulation—TRICEPS,” IEEE Trans. Computer Aided Design, vol. 5, pp. 215–220, 1986.
5. A. Seidel, H. Klose, M. Svoboda, J. Oberndorfer, and W. Rosener, “CAPCAL—A 3-D capacitance solver for support of CAD systems,” IEEE Trans. Computer Aided Design, vol. 5, pp. 549–556, 1986.
6. Z. Ning and P. M. Dewilde, “SPIDER: Capacitance modeling for VLSI interconnections,” IEEE Trans. Computer Aided Design, vol. 7, pp. 1221–1228, 1988.
7. A. H. Zemanian, R. P. Tewarson, C. P. Ju, and J. F. Jen, “Three capacitance computations for VLSI/ULSI interconnections,” IEEE Trans. Computer Aided-Design, vol. 8, pp. 1319–1326, 1989.
8. S. Fukuda, N. Shigyo, K. Kato, and S. Nakamura, “A ULSI 2-D capacitance simulator for complex structures based on actual processes,” IEEE Trans. Computer Aided Design, vol. 9, pp. 39–47, 1990.
9. K. Nabors and J. White, “FastCap: A multipole accelerated 3-D capacitance extraction program,” IEEE Trans. Computer Aided Design, vol. 10, pp. 1447–1459, 1991.
10. T. Mitsuhashi and K. Yoshida, “A resistance calculation algorithm and its application to circuit extraction,” IEEE Trans. Computer Aided Design, vol. 6, pp. 337–345, 1987.
11. L. T. Pillage and R. A. Rohrer, “Delay evaluation with lumped linear RLC circuit models,” in Proc. 1989 Decennial Caltech Conference Advanced Research VLSI, pp. 143–158, Pasadena, CA, Mar. 1989.
12. L. T. Pillage and R. A. Rohrer, “Asymptotic waveform evaluation for timing analysis,” IEEE Trans. Computer Aided Design, vol. 9, pp. 352–366, Apr. 1990.
13. L. T. Pillage, X. Huang, and R. A. Rohrer, “AWEsim: Asymptotic waveform evaluation for timing analysis,” in Proc. 26th ACM/IEEE Design Automation Conf., pp. 634–637, 1989.
14. L. T. Pillage, X. Huang, and R. A. Rohrer, “Asymptotic waveform evaluation for circuits containing floating nodes,” in Proc. 1990 Int. Symp. Circuits Syst., pp. 613–616, 1990.
15. X. Huang, V. Raghavan, and R. A. Rohrer, “AWEsim: A program for the efficient analysis of linear(ized) circuits,” in Proc. IEEE Int. Conf. Computer Aided Design, pp. 534–537, 1990.
16. N. Gopal, C. Ratzlaff, and L. T. Pillage, “Constrained approximation of dominant time constant(s) in RC circuit delay models,” in Proc. 13th IMACS World Congress Comp. Appl. Math., July 1991.
17. L. W. Nagel, “SPICE2, A computer program to simulate semiconductor circuits,” Univ. of California, Berkeley, ERL Memo ERL-M520, May 1975.
18. J. A. Meijerink and H. A. Van der Vorst, “An iterative solution method for linear systems of which the coefficient matrix is a symmetric M-matrix,” Math. Comp., vol. 31, pp. 148–162, 1977.
19. M. Driessen and H. A. Van der Vorst, “Bi-CGSTAB in semicon ductor in Proc. 4th Int. Conf. Simulation of Semiconductor Devices Processes, pp. 45–54. Sept. 1991.