A CMOS Low-Distortion Fully Differential Power Amplifier with Double Nested Miller Compensation

IEEE Journal of Solid-State Circuits

Volumn 28, Issue 7, 1993, Pages 758-763

  Pernici, Sergio ^a   Nicollini, Germano ^b   Castello, Rinaldo ^b  

^a STMICROELECTRONICS   (Italy)

^b UNIVERSITY OF PAVIA   (Italy)

Author keywords

[No Author keywords available]

Indexed keywords

CASCADE CONNECTIONS; CMOS INTEGRATED CIRCUITS; DIFFERENTIAL AMPLIFIERS; ELECTRIC NETWORK ANALYSIS; ELECTRIC NETWORK TOPOLOGY; HARMONIC ANALYSIS; SYSTEM STABILITY;

DOUBLE NESTED MILLER COMPENSATION; FULLY DIFFERENTIAL POWER AMPLIFIER; MULTIPLE LOOP AMPLIFIERS;

POWER AMPLIFIERS;

EID: 0027625601     PISSN: 00189200     EISSN: 1558173X     Source Type: Journal    
DOI: 10.1109/4.222173     Document Type: Article

References (11)

1. G. Nicollini et al., “A SV CMOS programmable acoustic front-end for ISDN terminals and digital telephone sets.” in Proc. ESSCIRC, 1992. pp. 229–232.
2. J.H. Huijsing and D. Linebarger, “Low-voltage operational amplifier with rail-to-rail input and output ranges,” IEEE J. Solid-State Circuits, vol. SC-20, pp. 1144–1150, Dec. 1985.
3. M. Pardoen and M. Degrauwe, “A rail-to-rail input/output CMOS power amplifier,” IEEE J. Solid-State Circuits, vol. 25, pp. 501–504, Apr. 1990.
4. L. Tomasini, A. Gola, and R. Castello, “A fully differential driver for ISDN,” IEEE J. Solid-State Circuits, vol. 25, pp. 546–554, Apr. 1990.
5. F. Opt Eynde, P. Ampe, L. Verdeyen, and W. Sansen, “A CMOS large-swing low-distortion three-stage class AB power amplifier,” IEEE J. Solid-State Circuits, vol. 25, pp. 265–273, Feb. 1990.
6. R. Castello, G. Nicollini, and P. Monguzzi, “A high-linearity 50-Ω CMOS differential driver for ISDN applications,” IEEE J. Solid-State Circuits, vol. 26, pp. 1809–1816, Dec. 1991.
7. H. Khorramabadi, J. Anidjar, and T.R. Peterson, “A highly efficient CMOS line driver with 80-dB linearity for ISDN U-interface applications,” IEEE J. Solid-State Circuits, vol. 27, pp. 1723–1729, Dec. 1992.
8. P.R. Gray and R.G. Meyer, Analysis and Design of Analog Integrated Circuits, 2nd ed. New York: Wiley, 1984.
9. R.G.H. Heschauzier, L.P.T. Kerklaan, and J.H. Huijsing, “A 100-MHz 100-dB operational amplifier with multipath nested Miller compensation structure,” IEEE J. Solid-State Circuits, vol. 27, pp. 1709–1722, Dec. 1992.
10. B.K. Ahuja, “An improved frequency compensation technique for CMOS operational amplifiers,” IEEE J. Solid-State Circuits, vol. SC-18, pp. 629–633, Dec. 1990.
11. D. Senderowicz, S.F. Dreyer, J.H. Huggins, C.F. Rahim, and C.A. Laber, “A family of differential NMOS analog circuits for a PCM codec filter chip,” IEEE J. Solid-State Circuits, vol. SC-17, pp. 1014–1023, Dec. 1982.