A Reprogrammable Gate Array and Applications

Proceedings of the IEEE

Volumn 81, Issue 7, 1993, Pages 1030-1041

  Trimberger, Stephen ^a  

^a XILINX INC   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CELLULAR ARRAYS; COMPUTER ARCHITECTURE; CRITICAL PATH ANALYSIS; LOGIC DESIGN; LOGIC PROGRAMMING; MASKS;

DESIGN ENVIRONMENT; FIELD PROGRAMMABLE GATE ARRAY; LOGIC CELL ARRAYS; LOGIC SYNTHESIS; MASK PROGRAMMED GATE ARRAYS; ON-CHIP STATIC MEMORY; REPROGRAMMABLE GATE ARRAY; SOFTWARE LIKE DESIGN METHODOLOGIES;

LOGIC GATES;

EID: 0027623456     PISSN: 00189219     EISSN: 15582256     Source Type: Journal    
DOI: 10.1109/5.231341     Document Type: Article

References (35)

1. The Programmable Gate Array Data Book. Xilinx, 1989, 1991-1992.
2. W. Carter, K. Duong, R.H. Freeman, H.-C. Hsieh, J.Y. Ja, J.E. Mahoney, L.T. Ngo, and S.L. Sze, “A user programmable reconfigurable gate array,” in IEEE 1986 Custom Integrated Circuits Conference, 233-235,1986.
3. H.C. Hsieh, K. Duong, J.Y. Ja, R. Kanazawa, L.T. Ngo, L.G. Tinkey, W.S. Carter, R.H. Freeman, “A Second generation user-programmed gate array,” IEEE 1987 Custom Integrated Circuits Conference, pp. 515–521, 1987.
4. H.C. Hsieh, K. Duong, J.Y. Ja, R. Kanazawa, L.T. Ngo, L.G. Tinkey, W.S. Carter, R.H. Freeman, “A 9000 gate user-programmable gate array,” in IEEE 1988 Custom Integrated Circuits Conference, pp. 15.3.1-15.3.7, 1988.
5. H.C. Hsieh, et. al., “Third generation architecture boosts speed and density of FPGAs,” in IEEE 1990 Custom Integrated Circuits Conference, 1990.
6. J. Rose, S. Brown, “Flexibility of Interconnection structures for field-programmable gate arrays,” IEEE J. Solid-State Circuits, vol. 26, no. 3, Mar. 1991, pp. 277–282
7. J. Rose, R.J. Francis, D. Lewis, P. Chow, “Architecture of field programmable gate arrays: the effect of logic block functionality on area efficiency,” IEEE J. Solid-State Circuits, vol. 25, no. 5, Oct. 1990.
8. J.-M. Vuillamy, Z.G. Vranesic, R. Rose, “Performance evaluation and enhancement of FPGA’s,” in Proc. Int. Workshop on Field Programmable Gate Arrays, Oxford, 1991.
9. S. Trimberger, “Beyond logic—FPGA’s for digital systems,” in Proc. Int. Workshop on Field Programmable Gate Arrays, Oxford, 1991.
10. W.R. Heller, W.F. Mikhail, W.E. Donath, “Prediction of Wiring Space Requirements for LSI,” J. Design Automation and Fault Tolerant Computing, vol. 2, no. 2, pp. 117–144, May 1978.
11. R. Murgai, Y. Nishizaki, N. Shenoy, R.K. Brayton, A Sangiovanni-Vincentelli, “Logic synthesis for programmable gate arrays,” in Proc. 27th Design Automation Conference, 1990.
12. R.J. Francis, J. Rose, K. Chung, “Chortle: A technology mapping program for lookup table-based field-programmable gate arrays,” in Proc. 27th Design Automation Conference, 1990.
13. R.J. Francis, J. Rose, Z. Vranesic, “Chortle-crf: Fast technology mapping for lookup table-based field-programmable gate arrays,” in Proc. 28th Design Automation 1991.
14. K. Karplus, “Xmap. A technology mapper for table-lookup field-programmable gate arrays,” in Proc. 28th Design Automation Conference, 1991.
15. N.-S. Woo, “A heuristic method for FPGA technology mapping based on edge visibility,” in Proc. 28th Design Automation Conference, 1991.
16. S. Trimberger, “Placement-driven partitioning for lookup-table-based field-programmable gate arrays,” in Proc. 1992 ACM Workshop on Field Programmable Gate Arrays, 1992.
17. S. Trimberger, Field Programmable Gate Arrays. Kluwer Academic Press, 1992.
18. M.A. Breuer, “Min-cut placement,” J. Design Automation and Fault Tolerant Computing, Oct., 1977.
19. S. Kirkpatrick, C.D. Gelatt, Jr., and M.P. Vecchi, “Optimization by simulated annealing,” Sci., 13 May 1983.
20. S. Goto, “An efficient algorithm for the two-dimension placement problem in electrical circuit layout,” IEEE Trans. Circuits Syst, Jan., 1981.
21. N.J. Nilsson, Problem-Solving Methods in Artificial Intelligence. McGraw-Hill, 1971.
22. J. Soukup, “Circuit Layout,” Proc. IEEE, Oct. 1981.
23. M. Palczewski, “Plane Parallel A* Maze Router and its Application to FPGA’s,” in 29th Design Automation Conference, 1992, submitted for publication.
24. s. brown, j. rose, z. vranesic, “A detailed router for field-programmable gate arrays,” in IEEE International Conference on Computer-Aided Design Digest of Technical Papers, IEEE 1990, pp. 382–385.
25. G. Rosendahl, T. Paille, D. Freiling, R. McLeod, “In systematic reprogrammable lea’s provide a versatile interface for a dsp based parallel machine,” in Proc. Int. Workshop on Field Programmable Gate Oxford, 1991.
26. J. Tan-Nguyen, T. Oyama, N. Moss, “Pivoting monitor increases versatility of workstations,” Computer Techn. Review, Fall 1990.
27. “Using field programmable gate arrays in a second course on logic design,” in Proc. 3rd Microelectronics Systems Education Conference and Exposition”, San Jose, CA, pp. 37—42, July 1990.
28. S. Walters, “Reprogrammable hardware emulation automates system-level ASIC validation,” Wescon/90 Conf Record, 1990.
29. M. Shand, P. Bertin, and J. Vuillemin, “Resource tradeoffs in fast long integer multiplication,” in Proc. 2nd Annual ACM Symp. Parallel Algorithms and Architectures, 1990.
30. M. Gokhale, W. Holmes, A. Kopser, S. Lucas, R. Minnich, D. Sweely, and D. Lopresti, “Building and Using a Highly Parallel Programmable Logic Array,” Computer, Jan. 1991.
31. D. Lopresti, “Rapid implementation of a genetic sequence comparator using field-programmable logic arrays,” in Advanced Research in VLSI: Proc. 1991 University of California Santa Cruz Conference, The MIT Press, 1991.
32. D. Thomae, T. Petersen and D. Van den Bout, “The anyboard rapid prototyping environment,” in Advanced Research in VLSI: Proc. 1991 University of California Santa Cruz Conference, The MIT Press, 1991.
33. C.E. Cox and W.E. Blanz, “Ganglion, A Fast Hardware Implementation of a Connectionist Classifier,” in Proceedings of the Custom Integrated Circuits Conference, 1991.
34. A. Wolfe and J.P. Shen, “Flexible Processors: A promising application-specific processor design approach,” Technical Report, Carnegie-Mellon University, 1988.
35. J.P. Gray and T.A. Kean, “Configurable Hardware: A New Paradigm for Computation,” in Advanced Research in VLSI: Proc. 1989 Decennial Conference on VLSI, The MIT Press, 1989.