메뉴 건너뛰기




Volumn 12, Issue 6, 1993, Pages 793-801

Optimal Realizations of Floorplans

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; EQUIVALENT CIRCUITS; MINIMIZATION OF SWITCHING NETS; OPTIMIZATION; TREES (MATHEMATICS); VLSI CIRCUITS;

EID: 0027610681     PISSN: 02780070     EISSN: 19374151     Source Type: Journal    
DOI: 10.1109/43.229753     Document Type: Article
Times cited : (13)

References (11)
  • 2
  • 3
    • 0023146995 scopus 로고
    • Digraph relaxation for 2-dimensional placement of IC blocks
    • M. J. Ciesielski and E. Kinnen, “Digraph relaxation for 2-dimensional placement of IC blocks,” IEEE Trans. Computer-Aided Design, vol. CAD-6, no. 1, pp. 55–66, 1987.
    • (1987) IEEE Trans. Computer-Aided Design , vol.CAD-6 , Issue.1 , pp. 55-66
    • Ciesielski, M.J.1    Kinnen, E.2
  • 4
    • 0001404569 scopus 로고
    • The recognition of series parallel digraphs
    • J. Valdes, R. E. Tarjan, and E. L. Lawler, “The recognition of series parallel digraphs,” SIAM J. Computing, pp. 298–313, 1982.
    • (1982) SIAM J. Computing , pp. 298-313
    • Valdes, J.1    Tarjan, R.E.2    Lawler, E.L.3
  • 5
    • 0020746257 scopus 로고
    • Optimal orientation of cells in slicing floorplan designs
    • L. Stockmeyer, “Optimal orientation of cells in slicing floorplan designs,” Information and Control, vol. 57, pp. 91–101, 1983.
    • (1983) Information and Control , vol.57 , pp. 91-101
    • Stockmeyer, L.1
  • 6
    • 0024612408 scopus 로고
    • Optimal aspect ratios of building blocks in VLSI
    • S. Wimer, I. Koren, and I. Cederbaum, “Optimal aspect ratios of building blocks in VLSI,” IEEE Trans. Computer-Aided Design, vol. CAD-8, no. 2, pp. 139–145, 1989.
    • (1989) IEEE Trans. Computer-Aided Design , vol.CAD-8 , Issue.2 , pp. 139-145
    • Wimer, S.1    Koren, I.2    Cederbaum, I.3
  • 8
    • 0003108523 scopus 로고
    • An optimization technique for integrated circuit layout design
    • T. Ohtsuki, N. Sugiyama, and M. Kawanishi, “An optimization technique for integrated circuit layout design,” in Proc. ICCST (Kyoto), 1970, pp. 67–68.
    • (1970) Proc. ICCST (Kyoto) , pp. 67-68
    • Ohtsuki, T.1    Sugiyama, N.2    Kawanishi, M.3


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.