Intractability in Linear Switch-Level Simulation

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Volumn 12, Issue 6, 1993, Pages 829-836

  Huang, Lawrence P ^a   Bryant, Randal E ^b  

^a IBM Australia   (Australia)

^b CARNEGIE MELLON UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTATIONAL COMPLEXITY; COMPUTATIONAL METHODS; COMPUTER SIMULATION; ELECTRIC NETWORK ANALYSIS; ELECTRIC NETWORK TOPOLOGY; HEURISTIC METHODS; MATHEMATICAL MODELS; PIECEWISE LINEAR TECHNIQUES; TRANSISTORS;

INTRACTABILITY; LINEAR SWITCH LEVEL SIMULATION;

MOS DEVICES;

EID: 0027608988     PISSN: 02780070     EISSN: 19374151     Source Type: Journal    
DOI: 10.1109/43.229758     Document Type: Article

References (24)

1. R. E. Bryant, “A switch-level simulation model for integrated logic circuits,’” Ph.D. dissertation, Dept. of EECS, MIT Lab. for Computer Science, Massachusetts Institute of Technology, Cambridge, MA, 1981.
2. R. E. Bryant, “A switch-level model and simulator for MOS digital systems,” IEEE Trans. Comput., vol. C-33, pp. 160–177, Feb. 1984.
3. R. E. Bryant, “Algorithmic aspects of symbolic switch network analysis,” IEEE Trans. Computer-Aided Design, vol. CAD-6, pp. 618–633, July 1987.
4. R. E. Bryant, “Boolean analysis of MOS circuits,” IEEE Trans. Computer-Aided Design, vol. CAD-6, pp. 634–649, July 1987.
5. E. Cerny, J. P. Hayes, and N. C. Rumin, “Magnitude classes in switch-level modeling,” in Proc. IEEE Int. Conf. Computer Design, pp. 284–288, Oct. 1989.
6. C. Y. Chu, “Improved models for switch-level simulation,” Ph.D. dissertation, Dept. of EECS, Stanford Univ. Computer Systems Lab., Stanford Univ., Stanford, CA, 1988.
7. C. A. Desoer and E. S. Kuh, Basic Circuit Theory. New York: McGraw-Hill, 1969.
8. S. W. Director and R. A. Rohrer, “The generalized adjoint network and network sensitivities,” in IEEE Trans. circuit Theory, vol. 16, pp. 318–323, Aug. 1969.
9. G. S. Ditlow and A. E. Ruehli, “Logic equations and switch level circuit simulation,” in Circuit Analysis, Simulation and Design, Part 2 (Advances in CAD for VLSI, vol. 3), A. E. Ruehli, ed. New York: North-Holland, 1987.
10. M. R. Garey and D. S. Johnson, Computers and Intractability. New York: W. H. Freeman, 1979.
11. C. L. Harkness and D. Lopresti, “Improved methods for modeling uncertainty in RC timing analysis,” Brown Univ., Tech. Rep. CS-89-43, Nov. 1989.
12. C. L. Harkness and D. Lopresti, “Modeling uncertainty in RC timing analysis,” in Proc. IEEE Int. Conf. CAD, pp. 516–519, Nov. 1989.
13. C. L. Harkness and D. Lopresti, “Simulating switch-level networks with uncertain transistor strengths and node sizes,” Brown Univ., Tech. Rep. CS-89-07, Feb. 1989.
14. L. P. Huang, “Modeling uncertainty in linear switch-level simulation,” Ph.D. dissertation. Dept. of ECE, Carnegie Mellon Univ., Pittsburgh, PA, 1991.
15. G. Kron, Tensor Analysis of Networks. New York: Wiley, 1939.
16. R. Moore, Interval Analysis (Automatic Computation Series). Englewood Cliffs, NJ: Prentice-Hall, 1966.
17. J. K. Ousterhout, “Crystal: A timing analyzer for nMOS VLSI circuits,” in Proc. Third Caltech Conf. VLSI, Randal E. Bryant, ed. pp. 57–70, 1983.
18. J. K. Ousterhout, “Switch-level delay models for digital MOS VLSI,” in Proc. 1984 Design Automation Conf., pp. 542–548, June 1984.
19. P. Penfield, Jr., and J. Rubinstein, “Signal delay in RC tree networks,” in Proc. 1981 Design Automation Conf., pp. 613–617, June 1981.
20. R. A. Rohrer, “Circuit partitioning simplified,” IEEE Trans. Circuits Syst., vol. 35, pp. 2–5, Jan. 1988.
21. J. Rubinstein, P. Penfield, Jr., and M. A. Horowitz, “Signal delay in RC tree networks,” IEEE Trans. Computer-Aided Design, vol. 2, pp. 202–211, July 1983.
22. C. J. Terman, “Simulation tools for digital LSI design,” Ph.D. dissertation, Dept. of EECS, MIT Lab. for Computer Science, Massachusetts Institute of Technology, Cambridge, MA, 1983.
23. W. M. G. van Bokhoven, “Piecewise linear analysis and simulation,” in Circuit Analysis, Simulation and Design, Part 2, (Advances in CAD for VLSI, vol. 3), A. E. Ruehli, ed. New York: North-Holland, 1987.
24. C. A. Zukowski, The Bounding Approach to VLSI Circuit Simulation (Engineering and Computer Science Series). Boston: Kluwer, 1986.