A Charge-Based On-Chip Adaptation Kohonen Neural Network

IEEE Transactions on Neural Networks

Volumn 4, Issue 3, 1993, Pages 462-469

  He, Yuping ^a   Cilingiroglu U ^b  

^a TEXAS A AND M UNIVERSITY   (United States)

^b Department of Electronics and Telecommunication ^*  (Turkey)

Author keywords

[No Author keywords available]

Indexed keywords

CMOS INTEGRATED CIRCUITS;

KOHONEN MAPS; ON CHIP SYNAPSE ADAPTATION; SELF ORGANIZING NEURAL NETWORKS;

NEURAL NETWORKS;

EID: 0027594584     PISSN: 10459227     EISSN: 19410093     Source Type: Journal    
DOI: 10.1109/72.217189     Document Type: Article

References (12)

1. T. Kohonen, “An introduction to neural computing,” Neural Networks, vol. 1, pp. 3–16, 1988.
2. E. Sanchez-Sinencio and C. Lau, Eds., Artificial Neural Networks: Paradigms, Applications, and Hardware Implementations. New York: IEEE Press, 1992.
3. U. ÇlingiroäŸlu, “A purely capacitive synaptic matrix for fixed-weight neural network,” IEEE Trans. Circuit and Syst., vol. 38, pp. 210–217, Feb. 1991.
4. R. L. Shimarukuro, “Dual-polarity nonvolatile MOS analog memory (MAM) cell for neural-type circuitry”, Electron. Lett., vol. 24, pp. 1231–1232, Sept. 1988.
5. M. Holler, S. Tam, H. Castro, and R. Benson, “An electrical trainable artificial neural network (ETANN) with 10240 ‘floating gate’ synapses”, in Proc. Int. Joint Conf. Neural Networks, vol. II, 1989, p. 191.
6. J. Mann, R. Lippmann, B. Berger, and J. Raffel, “A self-organizing neural net chip”, in Proc. IEEE Custom Integrated Circuits Conf., 1988, pp. 10.3.1-5.
7. J. Mann and S. Gilbert, “An analog self-organizing neural network chip,” in Proc. Advances in Neural Information Processing Systems 1, 1989, pp. 739–747.
8. R. H. D. B. Schwartz and W. Hubbard, “A programmable analog neural network chip”, IEEE J. Solid-State Circuits, vol. SC-24, pp. 313–319, Apr. 1989.
9. C. H. Sequin and A. M. Mohsen, “Linearity of electrical charge injection into charge-coupled devices,” IEEE J. Solid-State Circuits, vol. SC-10, Apr. 1975, pp. 81–91.
10. Y. He, U. ÇilingiroäŸlu, and E. S á nchez-Sinencio, “A high density and low power charge-based hamming network,” IEEE Trans. VLSI Syst., vol. 1, pp. 56–62, 1993.
11. U. ÇilingiroäŸlu, “A charge pumping loop concept for static MOS/RAM cells,” IEEE J. Solid-State Circ., vol. SC-14, p. 1979, 1979.
12. M. Howes and D.V. Morgan, Charge-Coupled Devices and Systems. New York: Wiley 1979.