A Programmable Analog VLSI Neural Network Processor for Communication Receivers

IEEE Transactions on Neural Networks

Volumn 4, Issue 3, 1993, Pages 484-495

  Choi, Joongho ^a   Bang, Sa Hyun ^a   Sheu, Bing J ^a  

^a UNIVERSITY OF SOUTHERN CALIFORNIA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ANALOG COMPUTERS; SIGNAL RECEIVERS; VLSI CIRCUITS;

COMMUNICATION RECEIVERS; KALAMAN NEURO-FILTERING ALGORITHM; PROGRAMMABLE NEURAL NETWORK;

NEURAL NETWORKS;

EID: 0027594205     PISSN: 10459227     EISSN: 19410093     Source Type: Journal    
DOI: 10.1109/72.217191     Document Type: Article

References (35)

1. J. G. Proakis, Digital Communications. New York: McGraw Hill, 1983.
2. R. F. Lyon and C. A. Mead, “An analog electronic cochlea,” IEEE Trans. Acoustics, Speech, Signal Processing, vol. 26, pp. 1119–1134, July 1988.
3. C. Koch, W. Bair, J. G. Harris, T. Horiuchi, A. Hsu and J. Luo, “Real-time computer vision and robotics using analog VLSI circuits,” in Advances in Neural Information Processing Systems 2, D. Touretzky, Ed. San Matao, CA: Morgan Kaufmann, 1990, pp. 750–757.
4. A. Moore, J. Allman, and R. M. Goodman, “A real-time neural system for color constancy, IEEE Trans. Neural Networks, vol. 2, pp. 237–247, Mar. 1991.
5. J. Van der Spiegel, P. Mueller, D. Blackman, P. Chance, C. Donham, R. Etienne-Cummings, and P. Kinget, “An analog neural computer with modular architecture for real-time dynamic computations,” IEEE J. Solid-State Circuits, vol. 27, pp. 82–92, Jan. 1992.
6. B. E. Boser E. Sachinger, J. Bromley, Y. LeCun, and L. D. Jackel, “An analog neural network processor with programmable topology,” IEEE J. Solid-State Circuits, vol. 26, pp. 2017–2025, Dec. 1992.
7. E. Säckinger, B.E. Boser, J. Bromley, Y. LeCun, and L. D. Jackel, “Application of the ANNA neural network chip to high-speed character recognition,” IEEE Trans. Neural Networks, vol. 3, pp. 498–505, May, 1992.
8. S. Satyanarayana, Y. P. Tsividis, and H. P. Graf, “A reconfigurable VLSI neural network,” IEEE J. Solid-State Circuits, vol. 27, pp. 67–81, Jan. 1992.
9. C.A. Mead, X. Arreguit, and J. Lazzaro, “Analog VLSI model of binaural hearing,” IEEE Trans. Neural Networks, vol. 2, pp. 230–236, Mar. 1991.
10. M. E. Robinson, H. Yoneda and E. Sánchez-Sinencio, “A modular CMOS design of a Hamming network,” IEEE Trans. Neural Networks, vol. 3, pp. 444–456, May, 1992.
11. S. W. Tsay, R.W. Newcomb, “VLSI implementation of ART1 memories,” IEEE Trans. Neural Networks, vol. 2, pp. 214–221, Mar. 1991.
12. W.-C. Fang, B. J. Sheu, O.T.-C. Chen and J. Choi, “A VLSI neural processor for image data compression using self-organizing networks,” IEEE Trans. Neural Networks, vol. 3, pp. 506–518, May 1992.
13. B. W. Lee and B.J. Sheu, “General-purpose neural chips with electrically programmable synapses and gain-adjustable neurons,” IEEE J. Solid-State Circuits, vol. 27, Sept. 1992.
14. J. M. Mendel, Lessons on Digital Estimation Theory, EE-599 Course Notes, Department of Electrical Engineering, University of Southern California, Los Angeles, Fall 1988.
15. R. P. Lippman, “An introduction to computing with neural nets,” IEEE Acoust., Speech, Signal Processing Mag., pp. 4–22, Apr. 1987.
16. D. E. Rumelhart, J.L. McClelland, and the PDP Research Group, Parallel Distributed Processing. Cambridge, MA: The MIT Press, 1986, vol. I.
17. S. Singhal and L. Wu, “Training multilayer perceptions with the extended Kalman algorithm,” Advances in Neural Information Processing Systems, Vol. 1, D. S. Touretzky, Ed. New York: Morgan Kaufmann, 1990.
18. S.H. Bang and B.J. Sheu, “A neural-based digital communication receiver for intersymbol interference and white Gaussian noise channel,” in Proc. IEEE Int. Symp. Circuits and Systems, vol. 6, May 1992, pp. 2933–2936.
19. R. Dhaouadi, N. Mohan, and L. Norum, “Design and implementation of an extended Kalman filter for the state estimation of a permanent magnet synchronous motor,” IEEE Proc. Power Electronic Specialists, June 1990.
20. B.J. Sheu, J. Choi, and C.-F. Chang, “An analog neural network processor for self-organizing mapping,” IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, San Francisco, CA, Feb. 1992, pp. 136–137, 266.
21. J. Choi and B.J. Sheu, “VLSI design of compact and high-precision analog neural network processors,” in Proc. of IEEE/INNS Int. Joint Conf. Neural Networks, vol. II, July, 1992, pp. 637–641.
22. B. W. Lee, Bing, and J. Sheu, Hardware Annealing in Analog VLSI Neurocomputing. Boston, MA: Kluwer Academic Publisher, 1991.
23. B. J. Sheu and C. Hu, “Switch-induced error voltage on a switched capacitor,” IEEEJ. Solid-State Circuits, vol. SC-19, pp. 519–525, Aug. 1984.
24. M. Banu and Y. Tsividis, “Floating voltage-controlled resistors in CMOS technology,” Electron. Lett., vol. 18, pp. 678–679, 1982.
25. Y. S. Lee and K. W. Martin, “A switched-capacitor realization of multiple FIR filters on a single chip,” IEEE J. Solid-State Circuits, vol. 23, pp. 536–542, Apr. 1988.
26. S.C. Fang, Y. P. Tsividis, and O. Wing, “SWITCAP: A switched capacitor network analysis program,” IEEE Circuits Syst. Mag., vol. 5, pp. 4–10, and 41–46, 1983.
27. DSP56000ADS Application Development System User's Manual and DSP56ADC16 Evaluation Board User's Manual, Motorola Inc., 1991.
28. B. Johnson, T. Quarles, A. R. Newton, D. O. Pederson, and A. Sagiovanni-Vincentelli, “SPICE3 Version 3E1 Users Guide,” Department of Electrical Engineering and Computer Sciences, University of California, Berkeley, Apr. 1991.
29. B. J. Sheu, D. L. Scharfetter, P. K. Ko, and M.-C. Jeng, “BSIM: Berkeley short-channel IGFET model for MOS transistors,” IEEE J. Solid-State Circuits, vol. SC-22, pp. 458–466, Aug. 1987.
30. B.J. Sheu, W.-J. Hsu, and P. K. Ko, “An MOS transistor charge model for VLSI design,” IEEE Trans. Computer-Aided Design, vol. 7, pp. 520–527, Apr. 1988.
31. S. M. Gowda, B.J. Sheu, and J.S. Cable, “An accurate MOS transistor model for submicron VLSI circuits-BSIM_plus,” IEEE Custom Integrated Circuits Conf, San Diego, CA May 1991, pp. 23.2.1-4.
32. C. Tomovich, “MOSIS-A gateway to silicon,” IEEE Circuits Devices Mag., vol. 4, no. 2, pp. 22–23, Mar. 1988.
33. G. Lewicki, “Foresight: A fast turn-around and low cost ASIC prototyping alternative,” in Proc. IEEE ASIC Seminar and Exhibit, p. 6-8.1/8.2, Rochester, NY, Sept. 1990.
34. Data Book: Linear Circuits-Data Acquisition and Conversion, vol. 2, Texas Instruments, 1989.
35. G.J. Gibson, S. Siu, S. Chen, C. F. N. Cowan, and P. M. Grant, “The application of nonlinear architectures to adaptive channel equalization,” in IEEE Proc. Int. Conf. Communication, 1990, pp. 649–653.