Stepwise Equivalent Conductance Circuit Simulation Technique

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Volumn 12, Issue 5, 1993, Pages 672-683

  Lin, Shen ^a   Kuh, Ernest S ^a   Marek Sadowska, M ^b  

^a UNIVERSITY OF CALIFORNIA   (United States)

^b UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER AIDED DESIGN; COMPUTER SIMULATION; EQUIVALENT CIRCUITS; FIELD EFFECT TRANSISTORS; ITERATIVE METHODS; MOS DEVICES; NONLINEAR NETWORK SYNTHESIS;

CIRCUIT SIMULATION; MOS CIRCUITS; NEWTON-RAPHSON ITERATIONS; STEPWISE EQUIVALENT CONDUCTANCE;

DIGITAL CIRCUITS;

EID: 0027591978     PISSN: 02780070     EISSN: 19374151     Source Type: Journal    
DOI: 10.1109/43.277612     Document Type: Article

References (18)

1. Shen Lin, M. Marek-Sadowska, and Ernest Kuh, “SWEC: A step wise equivalent conductance timing simulator for CMOS VLSI circuits,” in Proc. EDAC, pp. 142–148, Feb. 1991.
2. R. L. Baner, J. Fang, A. Ng, and R. K. Brayton, “XPsim: A MOS VLSI simulator,” in IEEE Proc. ICCAD, pp. 66–69, 1988.
3. C. Visweswariah and R. A. Rohrer, “Piecewise approximate circuit simulation, IEEE Trans. Computer-Aided Design, vol. 10, pp. 861–870, 1991.
4. A. R. Newton and A. Sangiovanni-Vincentelli, “Relaxation based electrical simulation,” IEEE Trans. Computer-Aided Design, vol. CAD-3, pp. 308–330, Oct. 1984.
5. R. A. Saleh and A. R. Newton, “The exploitation of latency and multirate behavior using nonlinear relaxation for circuit simulation,” IEEE Trans. Computer-Aided Design, vol. 8, pp. 1286–1298, Dec. 1989.
6. E. Lelarasmee and A. E. Ruehli and A. Sangiovanni-Vincentelli, “The waveform relaxation method for the time-domain analysis of large scale integrated circuits,” IEEE Trans. Computer-Aided Design, vol. CAD-1, pp. 131–145, July 1982.
7. J. White and A. Sangiovanni-Vincentelli, “Relax2.1: A waveform relaxation based circuit simulation program,” in Proc. IEEE Custom Integrated Circuits Conf., pp. 232–236, 1984.
8. Y. H. Kim, S. H. Hwang, and A. R. Newton, “Electrical-logic simulation and its application,” IEEE Trans. Computer-Aided Design, pp. 8–22, Jan. 1989.
9. B. R. Chawla, H. K. Gummel, and P. Kozak, “MOTIS—An MOS timing simulator,” IEEE Trans. Circuits Syst., vol. 22, pp. 901–910, 1975.
10. B. D. Ackland and R. Clark, “Event-EMU: An event-driven timing simulator for MOS VLSI circuit,” in IEEE Proc. ICCAD, pp. 80–83, 1989.
11. J. K. Ousterhout, “A switch-level timing verifier for digital MOS VLSI,” IEEE Trans. Computer-Aided Design, vol. CAD-4, pp. 336–349, July 1985.
12. D. Overhauser and I. Hajj, “IDSIM2: An environment for mixed-mode simulation,” in Proc. IEEE Custom Integrated Circuits Conf., pp. 5.2.1–5.2.4, 1990.
13. Shen Lin and Ernest Kuh, “Transient simulation of lossy interconnect,” in Proc. 29th Design Automation Conf., pp. 81–86, June 1992.
14. “Transient simulation of lossy interconnects based on the recursive convolution formulation,” IEEE Trans. Circuits Syst., vol. 39, Nov. 1992.
15. P. Debefve, H. Y. Hsieh, and A. E. Ruehli, “Wave convergence algorithms for the waveform relaxation method,” in IEEE Proc. ICCAD, pp. 33–35, Nov. 1984.
16. J. White and A. Sangiovanni-Vincentelli, Relaxation Techniques for the Simulation of VLSI circuits. Boston, MA: Kluwer Academic, 1987.
17. R. Saleh and A. R. Newton, Mixed-Mode Simulation. Boston, MA: Kluwer Academic, 1990.
18. J. Vlach and K. Singhal, “Computer methods for circuit analysis and design,” Van Nostrand Reinhold electrical/computer science and eng. Ser. Sec. 4.4, 1983.