Current-mode analogue defuzzifier

Electronics Letters

Volumn 29, Issue 9, 1993, Pages 743-744

  Pelayo, F J ^a   Rojas, I ^a   Ortega, J ^a   Prieto, A ^a  

^a UNIVERSITY OF GRANADA   (Spain)

Author keywords

Fuzzy logic; Integrated circuits; Logic and logic design

Indexed keywords

ADDERS; CONTROL EQUIPMENT; FUZZY SETS; LOGIC DESIGN; MATHEMATICAL MODELS; SWITCHING CIRCUITS;

CURRENT MODE ANALOGUE DEFUZZIFIER; OUTPUT FUZZY CONCLUSION;

CMOS INTEGRATED CIRCUITS;

EID: 0027584823     PISSN: 00135194     EISSN: None     Source Type: Journal    
DOI: 10.1049/el:19930498     Document Type: Article

References (8)

1. Lee, C. C.: ‘Fuzzy logic in control systems: fuzzy logic controller. Part I and II’, IEEE Trans., 1990, SMC-20, (2), pp. 404-416 and 419-435
2. Sasaki, M., Ishikawa, N., Ueno, F., and Inoue, T.: ‘Current-mode analog fuzzy hardware with voltage input interface and normalization locked loop’. IEEE Int. Conf. on Fuzzy Systems, San Diego, March 1992, pp. 451-457
3. Inoue, T., Ueno, F., Motomura, T., Matsuo, R., and Setoguchi, O.: ‘Analysis and design of analog CMOS building blocks for integrated fuzzy inference circuits’. IEEE Int. Symp. on Circuits and Systems, Singapore, June 1991, pp. 2024-2027
4. Yamakawa, T.: ‘Stabilization of an inverted pendulum by a highspeed fuzzy logic controller hardware system’. Fuzzy Sets and Systems, September 1989, pp. 161-180
5. Watanabe, H., Dettloff, W. D., and Yount, K. E.: ‘A VLSI fuzzy logic controller with reconfigurable, cascadable architecture’, IEEE J. Solid-State Circuits, 1990, 25, (2), pp. 376-382
6. Berenji, H. R., and Khedkar, P.: ‘Learning and tuning fuzzy logic controllers through reinforcements’, IEEE Trans., 1992, NN-3, (5), pp. 724-740
7. Xu, H. Y. B., Wang, G. Z., and Baird, C. B.: ‘A fuzzy neural networks technique with fast back propagation learning’. Int. Joint Conf. on Neural Networks, June 1992, pp. 214-219
8. Bult, K., and Wallinga, H.: ‘A class of analog CMOS circuits based on the square-law characteristics of an MOS transistor in saturation’, IEEE J. Solid-State Circuits, 1987, SC-22, (3), pp. 357-364