Low-Voltage ULSI Design

IEEE Journal of Solid-State Circuits

Volumn 28, Issue 4, 1993, Pages 408-413

  Shimohigashi, Katsuhiro ^a   Seki, Koichi ^a  

^a HITACHI LTD   (Japan)

Author keywords

[No Author keywords available]

Indexed keywords

CMOS INTEGRATED CIRCUITS; DATA PROCESSING; DIGITAL CIRCUITS; LOGIC CIRCUITS; LOGIC DESIGN; SEMICONDUCTING SILICON;

LOW-VOLTAGE ULSI; PERSONAL DATA PROCESSING; SILICON ULSI CIRCUITS;

ULSI CIRCUITS;

EID: 0027577541     PISSN: 00189200     EISSN: 1558173X     Source Type: Journal    
DOI: 10.1109/4.210022     Document Type: Article

References (21)

1. R. W. Brodersen et al., “Technology for personal communications,” in Symp. VLSI Circuits Dig. Tech. Papers, May 1991, pp. 5–9.
2. K. Seki et al., “Submicron VLSI technology,” Hitachi Rev., vol. 40, pp. 1–6, Feb. 1991.
3. R. Izawa et al., “Substrate engineering for Vth- scaling at low supply voltage (1.5-3 V) in VLSIs,” in Extended Abstr. 21th Conf. Solid State Devices and Mater., Sept. 1989, pp. 121–124.
4. J. P. Colinge, “Subthreshold slope of thin-film SOI MOSFET's,” IEEE Electron Device Lett., vol. EDL-7, pp. 244–246, Apr. 1986.
5. K. Yano et al., “A 3.8-ns CMOS 16 x 16-b multiplier using complementary pass-transistor logic,” IEEE J. Solid-State Circuits, vol. 25, pp. 388–395, Apr. 1990.
6. Y. Nakagome et al., “A sub-l-V swing bus architecture for future low-power ULSIs,” in Symp. VLSI Circuits Dig. Tech. Papers, June 1992, pp. 82–83.
7. M. Hiraki et al., “A 1.5V full swing BiCMOS logic circuit, in ISSCC Dig. Tech. Papers, Feb. 1992, pp. 48-49.
8. H. J. Shin. “full swing logic circuits in a complementary BiCMOS technology,” in Symp. VLSI Circuits Dig. Tech. Papers, June 1990, pp. 89–90.
9. P. Raje et al., “MBiCMOS: A device and circuit technique scalable to the sub micron, sub-2V regime,” in ISSCC Dig. Tech. Papers, Feb. 1991, pp. 150–151.
10. K. Yano et al., “Quasi-complementary BiCMOS for sub-3-V digital circuits,” in Symp. VLSI Circuits Dig. Tech. Papers, June 1991, pp. 123–124.
11. H. J. Shin, “Performance comparison of driver configurations and fullswing BiCMOS buffers,” IEEE J. Solid-State Circuits, vol. 25, pp. 863–865, June 1990.
12. K. Itoh, “Trends in megabit DRAM circuit design,” IEEE J. Solid-State Circuits, vol. 25, pp. 778–789, June 1990.
13. Y. Nakagome et al., “A 1.5V circuit technology for 64Mb DRAMs,” in Symp. VLSI Circuits Dig. Tech. Papers, June 1990, pp. 17–18.
14. Y. Nakagome et al., “An experimental 1.5-V 64-Mbit DRAM,” IEEE J. Solid-State Circuits, vol. 26, pp. 465–472, Apr. 1991.
15. Y. Nakagome et al., “Circuit techniques for 1.5-3.6V batteryoperated 64Mb DRAMs,” in ESSCIRC Dig. Tech. Papers, Sept. 1990, pp. 157–160.
16. A. Sekiyama et al., “A IV operating 256-kbit full CMOS SRAM,” in Symp. VLSI Circuits Dig. Tech. Papers, June 1990, pp. 53–54.
17. K. Ishibashi et al., “A IV TFT-load SRAM using a two-step word-voltage method,” in ISSCC Dig. Tech. Papers, Feb. 1992, pp. 206–207.
18. M. Fukushima et al., “A CMOS 40 MHz 105mW 2-step ADC,” in ISSCC Dig. Tech. Papers, Feb. 1989, pp. 14–15.
19. R. Lech et al., “A monolithic A/D and D/A converter with filter for broadband speech coding,” in ISSCC Dig. Tech. Papers, Feb. 1991, pp. 238–239.
20. B. J. Baliga, “An overview of smart power technology,” IEEE Trans. Electron Devices, vol. 38, pp. 1568–1575, July 1991.
21. M. Morikawa et al., “A 30-V, 75m mm 2 power MOSFET for intelligent driver LSIs,” in Proc. 4th Int. Symp. Power Semicon. Dev. ICs, May 1992, pp. 150–154.