Systematic Design of Pipelined Recursive Filters

IEEE Transactions on Computers

Volumn 42, Issue 4, 1993, Pages 413-426

  Lapointe, Marcel ^a   Huynh, Huu Tue ^b   Fortier, Paul ^b  

^a ÉCOLE POLYTECHNIQUE DE MONTRÉAL   (Canada)

^b UNIVERSITÉ LAVAL   (Canada)

Author keywords

Digit level architecture; IIR filters; most significant digit first multiplication; multiplier arrays; pipeline architecture; recursive systems; redundant arithmetic; second order all pole filters

Indexed keywords

ALGORITHMS; COMPUTER AIDED DESIGN; IIR FILTERS; MULTIPLYING CIRCUITS; PIPELINE PROCESSING SYSTEMS;

DIGITAL FILTERING; MULTIPLIERS; PIPELINE RECURSIVE FLITERS;

DIGITAL FILTERS;

EID: 0027577491     PISSN: 00189340     EISSN: None     Source Type: Journal    
DOI: 10.1109/12.214688     Document Type: Article

References (22)

1. K. K. Parhi and D. G. Messerschmitt, “Pipelined VLSI recursive filter architectures using scattered look-ahead and decomposition,” in Proc. IEEE Int. Conf. Acoust., Speech, Signal Processing, ICASSP-88, New York, Apr. 1988, pp 2120–2123.
2. K. K. Parhi and M. Hatamian, “A high sample rate recursive digital filter chip,” in VLSI Signal Processing III. New York, IEEE Press, 1988, ch. 1.
3. K. K. Parhi and D. G. Messerschmitt, “Pipeline interleaving and parallelism in recursive digital filters-Parts I and II,” IEEE Trans. Acoust., Speech, Signal Processing, vol. 37, no. 7, pp. 1099–1135, July 1989.
4. S. C. Knowles, J. G. MacWhirter, R. F. Woods, and J. V. MacCanny, “Bit-level systolic architectures for high performance IIR filtering,” J. VLSI Signal Processing, vol. 1, no. 1, pp. 9–24, Feb. 24, 1989.
5. O. C. MacNally, J. V. MacCanny, and R. F. Woods, “Optimised bit level architectures for IIR filtering,” in Proc. IEEE Int. Conf. Comput. Design: VLSI Comput. Processors, ICCD-90, Cambridge, MA, Sept. 17–19, 1990, pp. 302–306.
6. O. C. MacNally, W. P. Marane, and J. V. MacCanny, “Design and test of a bit parallel 2nd order IIR filter structure,” in Proc. IEEE Int. Conf. Acousi, Speech, Signal Processing, ICASSP-91, Toronto, Canada, May 14–17, 1991, pp. 1189–1192.
7. O. C. MacNally, J. V. MacCanny, and R. F. Woods, “A 40 megasample IIR filter chip,” in Proc. Int. Conf ASAP, Costa Brava, Spain, Sept. 2–4, 1991.
8. A. Avizienis, “Signed-digit number representations for fast parallel arithmetic,” IRE Trans. Electron. Comput., vol. 10, pp. 389–400, Sept. 1961.
9. M. Lapointe and H. T. Huynh, “Algorithme de l'accumulateur in Proc. Canadian Conf. Elect. Comput. Eng, Montreal, Canada, Sept. 17–20, 1989, pp. 185–190 (in French).
10. M. Lapointe, P. Fortier, and H. T. Huynh, “A new faster and simpler systolic structure for IIR filters,” in Proc. IEEE Int. Symp. Circuits Syst., New Orleans, LA, May 1–3, 1990, pp 1227–1230.
11. M. Lapointe, “Architecture concurrente et applications a des realisations rapides de filtres numériques invariants et adaptatifs,” Ph.D. dissertation, Elect. Eng. Dept., Laval Univ., Nov. 1990 (in French).
12. A. Vandemeulebroecke, E. Vanzieleghem, T. Denayer, and P. G. A. Jespers, “A new carry-free division algorithm and its application to a single-chip 1024-b RSA processor,” IEEE J. Solid-State Circuits, vol. 25, no. 3, pp. 748–756, June 1990.
13. H. R. Srinivas and K. K. Parhi, “High-speed VLSI arithmetic processor architectures using hybrid number representation,” in Proc. IEEE Int. Conf Comput. Design, Cambridge, MA, Oct. 14–16, 1991.
14. H. R. Srinivas and K. K. Parhi, “A fast VLSI adder architecture,” IEEE J. Solid-State Circuits, vol. 27, no. 5, 761–767, May 1992.
15. M. D. Ercegovac and T. Lang, “On-the-fly conversion of redundant into conventional representations,” IEEE Trans. Comput., vol. 36, no. 7, pp. 895–897, July 1987.
16. P. M. Ebert, J. E. Mazo, and M. G. Taylor, “Overflow oscillations in digital filters,” Bell Syst. Tech. J., pp. 2999–3020, Nov. 1969.
17. K. S. Trivedi and M. D. Ercegovac, “On-line algorithms for division and multiplication,” IEEE Trans. Comput., vol. 26, no. 7, pp. 681–687, July 1977.
18. S. A. White, “Applications of distributed arithmetic to digital signal processing: A tutorial review,” IEEE ASSP Mag., vol. 6, no. 3, pp. 4–19, July 1989.
19. M. Lapointe, P. Fortier, and H. T. Huynh, “Fast parallel realization of the LMS algorithm in O(log N) computation time,” in Proc. 15th Biennial Symp. Commun., Kingston, Ont., Canada, June 3–6, 1990, pp. 45–48.
20. M. Lapointe, P. Fortier, and H. T. Huynh, “A very fast digital realization of a time-domain block LMS filter,” in Proc. IEEE Int. Conf. Acoust., Speech, Signal Processing, ICASSP-91, Toronto, Canada, May 14–17, 1991, pp. 2101–2104.
21. M. Lapointe, H. T. Huynh, and P. Fortier, “Architecture hautement concurrente de 1’algorithme des moindres carrés moyens,” Canadian J. Elect. Comput. Eng., vol. 16, no. 3, pp. 93–104, 1991 (in French).
22. N. H. E. Weste and K. Eshraghian, Principles of CMOS VLSI Design: A Systems Perspective. Reading, MA: Addison-Wesley, VLSI Systems Series, 1985.