Logic Simulation of RSFQ Circuits

IEEE Transactions on Applied Superconductivity

Volumn 3, Issue 1, 1993, Pages 33-38

  Krasniewski, Andrzej ^a  

^a UNIVERSITY OF ROCHESTER   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER SIMULATION; DIGITAL SIGNAL PROCESSING; ELECTRIC FILTERS; LOGIC DESIGN; OPTIMIZATION;

DECIMATION FILTER; EDITOR-SIMULATOR; LOGIC DESIGN ERRORS; LOGIC SIMULATION; RAPID SINGLE FLUX QUANTUM (RSFQ) CIRCUITS; RFSQ CELL LIBRARY;

JOSEPHSON JUNCTION DEVICES;

EID: 0027556856     PISSN: 10518223     EISSN: 15582515     Source Type: Journal    
DOI: 10.1109/77.233410     Document Type: Letter

References (16)

1. K.K., Likharev, V.K., Semenov, RSFQ logic/memory family: A new Josephson-junction technology for sub-terahertz-clock-frequency frequency digital systems,” IEEE Trans. Appl, Superconduct, 1, 1, 3, 28, Mar 1991
2. S.V., Polonsky, New RSFQ circuits, submitted to IEEE Trans. on Applied Superconductivity 1992
3. O.A., Mukhanov, Rapid single flux quantum (RSFQ) shift register family, submitted to IEEE Trans. on Applied Superconductivity 1992
4. S.P., Benz, C.J., Burroughs, C.A., Hamilton, Experimental results on single flux quantum logic, submitted to IEEE Trans. on Applied Superconductivity 1992
5. Y.K., Kwong, V., Nandakumar, Experimental evaluation of some rapid single flux quantum cells, submitted to IEEE Trans. on Applied Superconductivity 1992
6. J.H., Kang, J.X., Przybysz, Performance issues in single flux quantum shift register, submitted to IEEE Trans. on Applied Superconductivity 1992
7. S.V., Polonsky, V.K., Semenov, P.N., Shevchenko, PSCAN: personal superconductor circuit analyzer,” Supercond. Sci, Technol, 4, 667, 670 1991
8. R. Whiteley, -Josephson Junctions in SPICE 3,” IEEE Trans, on Magnetics, 17, 2, 2902, 2905, Mar 1991
9. E.S., Fang, T., Van Duzer, A Josephson integrated circuit simulator (JSIM) for superconductive electronics applications, Extended abstracts of, 407, 410, June International Superconductivity Electronics Conf., pp. Tokyo 1989
10. 1989
11. Livermore 1990
12. A., Moopenn, E.R., Arambula, M.J., Lewis, H.W., Chan, Bit-serial multiplier based on Josephson latching logic, submitted to IEEE Trans. on Applied Superconductivity 1992
13. A., Inoue, S., Kotani, T., Imamura, S., Hasuo, Niobium based Josephson circuit technology, to be published in Proc
14. 1991
15. S.S., Martinet
16. 1991