Modeling for Floating Body Effects in Fully Depleted SOI MOSFET’s

IEEE Transactions on Electron Devices

Volumn 40, Issue 3, 1993, Pages 583-590

  Chen, Heng Tien Henry ^a   Huang, Ruey Shing ^a  

^a UNIVERSITY OF NEW SOUTH WALES   (Australia)

Author keywords

[No Author keywords available]

Indexed keywords

SEMICONDUCTOR DEVICE MODELS; SILICON ON INSULATOR TECHNOLOGY; THIN FILM DEVICES;

CURRENT KINKS; FLOATING BODY EFFECTS; N-MOSFETS; SIMOX WAFERS; SOI MOSFETS; THIN-FILM SOI DEVICES;

MOSFET DEVICES;

EID: 0027555541     PISSN: 00189383     EISSN: 15579646     Source Type: Journal    
DOI: 10.1109/16.199364     Document Type: Article

References (19)

1. P. K. Vasudev, “Ultrathin silicon-on-insulator for high speed sub-micrometer CMOS technology,” Solid-State Technol., pp. 61–65, Nov. 1990.
2. K. K. Young, “Analysis of conduction in fully depleted SOI MOS-FET’s,” IEEE Trans. Electron Devices, vol.36, pp. 504–506, 1989.
3. J. C. S. Woo, K. W. Terrill, and P. K. Vasudev, “Two dimensional analytical modeling of very thin SOI MOSFET’s,” IEEE Trans. Electron Devices, vol. 37, pp. 1999–2006, 1990.
4. ---M. Matloubian, C.E.D. Chen, B.Y. Mao, R. Sundaresan, and G.P. Pollack, “Modeling of the subthreshold characteristics of SOI MOSFET’s with floating body,” IEEE Trans. Electron Devices, vol. 37, pp. 1985–1994, 1990.
5. J.P. Colinge, “Reduction of kink effect in thin-film SOI MOS FET’s,” IEEE Electron Device Lett., vol. 9, pp. 97–99, 1988.
6. K. Kato, T. Wada, and K. Taniguchi, “Analysis of kink characteristics in silicon-on-insulator MOSFET’s using two-carrier modeling,” IEEE Trans. Electron Devices, vol. ED-32, pp. 458–462, 1985.
7. J.Y. Choi and J.G. Fossum, “Analysis and control of floating-body bipolar effects in fully depleted submicrometer SOI MOSFET’s,” IEEE Trans. Electron Devices, vol. 38, pp. 1384–1391, 1991.
8. S.P. Edwards, K.J. Yallup, and K.M. De meyer, “Two-dimensional numerical analysis of the floating region in SOI MOSFET’s,” IEEE Trans. Electron Devices, vol. 35, pp. 1012–1020, 1988.
9. ---R. Rios, R. Amantea, R. K. Smeltzer, and A. Rothwarf, “Requirement for accurate MOS-SOI device simulation,” IEEE Trans. Electron Devices, vol. 39, 581–586, 1992.
10. H. T. Chen and R. S. Huang, “An analytical model for back-gate effects on ultrathin-film SOI MOSFET’s,” IEEE Electron Device Lett., vol. 12, pp. 433–435, 1991.
11. H. K. Lim and J. G. Fossum, “Threshold voltage of thin-film silicon-on-insulator (SOI) MOSFET’s,” IEEE Trans. Electron Devices, vol. ED-30, pp. 1244–1251, 1983.
12. H. K. Lim and J. G. Fossum, “Current-voltage characteristics of thin-film SOI MOSFET’s in strong inversion,” IEEE Trans. Electron Devices, vol. ED-31, pp. 401–408, 1984.
13. S. Veeraraghavan and J. G. Fossum, “Short channel effects in SOI MOSFET’s,” IEEE Trans. Electron Devices, vol. 36, pp. 522–528, 1989.
14. S. M. Sze, Physics of Semiconductor Devices, 2nd ed. New York: Wiley, 1981, p. 446.
15. P. Pichler, H. Potzl, A. Schultz, and S. Selberherr, MINIMOS 4 User’s Guide. Veinna: Technical Univ. Veinna, p. 11.
16. T. Y. Chan, P. K. Ko, and C. Hu, “Dependence of channel electric field on device scaling,” IEEE Electron Device Lett., vol. EDL-6, pp. 551–553, 1985.
17. R. S. Muller and T. I. Kamins, Device Electronics for Integrated Circuits. New York: Wiley, 1977, p. 213.
18. J.P. Colinge, “Hot-electron effects in silicon-on-insulator n-Channel MOSFET’s,” IEEE Trans. Electron Devices, vol. ED-34, pp. 2173-2177, 1987.
19. G. A. Armstrong and W. D. French, “Suppression of parasitic bipolar effects in thin-film SO1 transistors,” IEEE Electron Device Lett., vol. 13, pp. 198-200, 1992.