Current-Mode Techniques for the Implementation of Continuous- and Discrete-Time Cellular Neural Networks

IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing

Volumn 40, Issue 3, 1993, Pages 132-146

  Sanchez Sinencio, E ^b   Espejo, Servando ^a   Dominguez Castro, Rafael ^a   Huertas, Jose L ^a  

^a UNIVERSITY OF SEVILLE   (Spain)

^b TEXAS A AND M UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CHARGE COUPLED DEVICES; CMOS INTEGRATED CIRCUITS; IMAGE PROCESSING; SENSORS; STATISTICAL METHODS;

CELLULAR NEURAL NETWORKS; CONTINUOUS NEURAL NETWORKS; CURRENT-MODE TECHNIQUE; DICRETE-TIME NEURAL NETWORKS;

NEURAL NETWORKS;

EID: 0027555263     PISSN: 10577130     EISSN: None     Source Type: Journal    
DOI: 10.1109/82.222812     Document Type: Article

References (32)

1. L. O. Chua and L. Yang, “Cellular neural networks: Theory,” IEEE Trans. Circuits Syst., vol. CAS-35, pp. 1257–1272, 1988.
2. L. O. Chua and L. Yang, “Cellular neural networks: Applications,” IEEE Trans. circulant Syst., vol. CAS-35, pp. 1273–1290, 1988.
3. S. Matsui and T. Okumoto, “A two-dimensional segmentation-free learning recognition system by a cellular automaton array using eigenvectors of the second moment matrix,” IEICE Trans., vol. E-74, pp. 2432–2440, 1991.
4. L. O. Chua and P. Thiran, “An analytical method for designing simple cellular neural networks,” IEEE Trans. Circuits Syst. vol. CAS-38, pp. 1332–1341, 1991.
5. L. O. Chua and T. Roska, “Stability of a class of nonreciprocal cellular neural networks,” IEEE Trans. Circuits Syst. vol. CAS-37, pp. 1520–1527, 1990.
6. J. A. Nossek et al. “Cellular neural networks: Theory and circuit design Int. J. Circuit Theory Applications, 1992.
7. T. Matsumoto et al. “CNN cloning template: Connected component detector IEEE Trans. Circuits Syst., vol. CAS-37, pp. 633–635, 1990.
8. T. Matsumoto et al. “CNN cloning template: Hole filler,” IEEE Trans. Circuits Syst., vol. 37, pp. 635–638, 1990.
9. T. Matsumoto “CNN cloning template: Shadow detector,” IEEE Trans. Circuits Syst., vol. 37, pp. 1070–1073, 1990.
10. J. M. Cruz and L. O. Chua, “A CNN chip for connected component detection,” IEEE Trans. Circuits Syst., vol. 38, pp. 812–817, 1991.
11. K. Halonen et al. “VLSI implementation of a reconfigurable cellular neural network containing local logic,” Int. J. Circuit Theory Applications, 1992.
12. H. Harrer et al. “An analog implementation of discrete-time cellular neural networks,” IEEE Trans. Neural Networks, vol. 3, pp. 466–476, 1992.
13. A. Rodriguez-Vazquez, R. Dominguez-Castro, and J. L. Huertas, “Accurate design of analog CNN in CMOS digital technologies,” in Proc. Itkuw EEE Int. Workshop on Cellular Neural Networks and Their Applications, pp. 273–280, 1990.
14. R. L. Geiger and E. Sanchez-Sinencio, “Active filter using operational transconductance amplifiers: A tutorial,” IEEE Circuits and Devices Mag., vol. 1, pp. 20–32, 1985.
15. Y. Tsividis et al. “Continuous-time MOSFET-C filters in VLSI, IEEE J. Solid-State Circuits, vol. SC-21, pp. 15–30, 1986.
16. M. Ismail, S. V. Smith, and R. G. Beale, “A new MOSFET-C universal filter structure for VLSI,” IEEE J. Solid-State Circuits, vol. SC-23, pp. 183–194, 1989.
17. A. H. Sayles and J. P. Uyemura, “An optoelectronic CMOS memory circuit for parallel detection and storage of optical data,” IEEE J. Solid-State Circuits, vol. SC-26, pp. 1110–1115, 1991.
18. R. S. Muller and T. I. Kamins, Device Electronics for Integrated Circuits. New York: Wiley, 1986.
19. E. A. Vittoz, “The design of high performance analog circuits on digital CMOS chips,” IEEE J. Solid-State Circuits, vol. SC-20, pp. 657–665, 1985.
20. J. B. Hughes, “Switched currents—A New technique for analog sampled-data signal processing,” Proc. IEEE Int. Symp. Circuits and Systems, pp. 1584—1587, 1989.
21. M. J. M. Pelgrom et al. “Matching properties of MOS transistors,” IEEE J. Solid-State Circuits, vol. SC-24, pp. 1433–1440, 1989.
22. C. Eichenberger, Charge Injection in MOS-Integrated Sample-and-Hold and Switched-Capacitor circuits, y. Hartung-Gorre Series in Microelectronics, vol. 3, 1989.
23. S. Espejo, A. Rodriguez-Vazquez, R. Dominguez-Castro, and J. L. Huertas, “An adaptive scheme for feedthrough cancellation in switched-current techniques,” in Proc. IEEE Midwest Symp. Circuits and Systems, 1992.
24. C. Michael and M. Ismail, “Statistical modeling of device mismatch for analog MOS integrated circuits,” IEEE J. Solid-State Circuits, vol. SC-27, pp. 154–165, 1992.
25. R. Gregorian and G. C. Temes, Analog MOS Integrated Circuits for Signal Processing. New York: Wiley, 1986.
26. R. Domlnguez-Castro, A. Rodriguez-Vazquez, and J. L. Huertas, “High resolution CMOS current comparators,” in Proc. 1992 European Solid-State Circuits Conf. pp. 242–245, 1992.
27. G. Eros et al. “Optical tracking system for automatic guided vehicles using cellular neural networks,” in Proc. Second Int. Workshop on Cellular Neural Networks and their Applications, pp. 216–221, 1992.
28. L. O. Chua et al. “Some novel capabilities of CNN: Game of life and examples of multipath algorithms,” in Proc. Second Int. Workshop on Cellular Neural Networks and their Applications, pp. 276–281, 1992.
29. E. A. Vittoz, “MOS transistors operated in the lateral bipolar mode and their application in CMOS technology,” IEEE J. Solid-State Circuits, vol. SC-18, pp. 273–279, 1983.
30. T. Pan and A. A. Abidi, “A 50-dB variable gain amplifier using the parasitic bipolar transistors in CMOS,” IEEE J. Solid-State Circuits, vol. SC-24, pp. 951–961, 1989.
31. K. Bult and H. Walling, “A class of analog CMOS circuits based on the square-law characteristics of an MOS transistor in saturation,” IEEE J. Solid-State Circuits, vol. SC-22, pp. 357–365, 1987.
32. E. A. Klumperink and E. Seevinck, “MOS current gain cells with electronically variable gain and constant bandwidth,” IEEE J. Solid-State Circuits, vol. SC-24, pp. 1465–1467, 1989.