Linear Dynamic Self Heating in SOI MOSFET's

IEEE Electron Device Letters

Volumn 14, Issue 3, 1993, Pages 133-135

  Caviglia, Anthony L ^a   Iliadis, Agis A ^b  

^a HONEYWELL   (United States)

^b UNIVERSITY OF MARYLAND   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ELECTRIC NETWORK ANALYZERS; ELECTRIC PROPERTIES; FREQUENCY RESPONSE; HEATING; SEMICONDUCTOR DEVICE MODELS; SILICON ON INSULATOR TECHNOLOGY; VECTORS;

SELF HEATING; VECTOR NETWORK ANALYZER (VNA);

MOSFET DEVICES;

EID: 0027554870     PISSN: 07413106     EISSN: 15580563     Source Type: Journal    
DOI: 10.1109/55.215135     Document Type: Article

References (12)

1. P. G. Mautry and J. Trager, “Self Heating and temperature measurement in sub-µm-MOSFETs,” in Proc. ESSDERC, 1989, pp. 675–678.
2. R. J. T. Bunyan, M. J. Uren, J. C. Alderman, and W. Eccleston, “Use of noise thermometry to study the effects of Self Heating in submicrometer SOI MOSFET’s,” IEEE Electron Device Lett., vol. 13, no. 5, pp. 279–281, 1992.
3. G. A. Armstrong, N. J. Thomas, and J. R. Davis, “Characterisation of negative resistance and bipolar latchup in thin film SOI transistors by two-dimensional simulation,” in 1989 IEEE SOS/ SOI Technology Conf Proc., pp. 44–45.
4. D. Sharma, J. Gautier, and G. Merckel, “Negative dynamic resistance in MOS devices,” IEEE J. Solid-State Circuits, vol. SC-13, no. 3, pp. 378–380, 1978.
5. O. Le Neel and M. Haond, “Electrical transient study of negative resistance in SOI MOS transistors,” Electron. Lett., vol. 26, no. 1, pp. 73–74, 1990.
6. N. Yasuda, K. Taniguchi, C. Hamaguchi, Y. Yamaguchi, and T. Nishimura, “Analytical temperaturerise model for SOI MOSFETs,” in Extended Abstr. 1991 Int. Conf. Solid State Devices Mater., pp. 653–655.
7. M. Berger and G. Burbach, “Thermal time constants in SOI MOSFET’s,” in 1991 IEEE Int. SOI Conf. Proc., pp. 24–25.
8. K. Okabe, H. Matsumoto, K. Tsubouchi, and N. Mikoshiba, “Dynamic analysis of temperature distribution in integrated circuit,” in Extended Abstr. 1988 Int. Conf. Solid State Devices Mater., pp. 597–600.
9. O. Muller, “Internal thermal feedback in four-poles especially in transistors,” Proc. IEEE, vol. 52, pp. 924–930, 1964.
10. M. Berger and Z. Chai, “Estimation of heat transfer in SOI-MOSFET’s,” IEEE Trans. Electron Devices, vol. 38, no. 4, pp. 871–875, 1991.
11. D. Flandre, “Measurement and simulation of floating substrate effects on the intrinsic gate capacitance characteristics of SOI n-MOSFETs,” Electron. Lett., vol. 28, no. 10, pp. 967–969, 1992.
12. W. H. Press, B. P. Flannery, S. A. Teukolsky, and W. T. Vetterling, Numerical Recipes in C. Cambridge University Press, 1988, pp. 542–547.