CMOS continuous-time current-mode filters for high-frequency applications

IEEE Journal of Solid-State Circuits

Volumn 28, Issue 3, 1993, Pages 323-329

  Lee, Sang Soo ^a   Zele, Rajesh H ^a   Allstot, David J ^a   Liang, Guojin ^b  

^a CARNEGIE MELLON UNIVERSITY   (United States)

^b NATIONAL SEMICONDUCTOR CORPORATION   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ACTIVE FILTERS; DESIGN; DIGITAL INTEGRATED CIRCUITS; INTEGRATING CIRCUITS; LOW PASS FILTERS;

CMOS DESIGN; CONTINUOUS TIME FILTERS; CURRENT MODE INTEGRATORS; LOW VOLTAGE HIGH FREQUENCY FILTERS;

CMOS INTEGRATED CIRCUITS;

EID: 0027553877     PISSN: 00189200     EISSN: 1558173X     Source Type: Journal    
DOI: 10.1109/4.209999     Document Type: Article

References (29)

1. J. Lohstroh, “Devices and circuits for bipolar (V)LSI,” Proc. IEEE, vol. 69, pp. 812–826, July 1981.
2. J. A. Schoeff, “An inherently monotonic 12-bit DAC,” IEEE J. Solid-State Circuits, vol. SC-14, no. 6, pp. 904–911, Dec. 1979.
3. A. S. Sedra, “The current conveyor: History and progress,” in Proc. IEEE Int. Symp. Circuits Syst., 1989, pp. 1567–1571.
4. C. Toumazou, F. J. Lidgey, and P. Y. K. Cheung, “Current-mode analog signal processing circuits—A review of recent developments,” in Proc. IEEE Int. Symp. Circuits Syst., 1989, pp. 1571–1575.
5. B. Wilson, “Current-mode amplifiers,” in Proc. IEEE Int. Symp. Circuits Syst., 1989, pp. 1576–1579.
6. E. Seevinck, P. J. van Beers, and H. Ontrop, “Current-mode techniques for high-speed VLSI circuits with application to current sense amplifier for CMOS SRAM’s,” IEEE J. Solid-State Circuits, vol. 26, no. 4, pp. 525–536, Apr. 1991.
7. R. H. Zele, D. J. Allstot, and T. S. Fiez, “Fully-differential CMOS current-mode circuits,” in Proc. IEEE Custom Integrated Circuits Conf., 1991, pp. 24.1.1-24.1.4.
8. J. B. Hughes and K. W. Moulding, “Switched-current video signal processing,” in Proc. IEEE Custom Integrated Circuits Conf., 1992, pp. 24.4.1-24.4.4.
9. H. Khorramabadi and P. R. Gray, “High frequency CMOS continuous-time filters,” IEEE J. Solid-State Circuits, vol. SC-19, no. 6, pp. 939–948, Dec. 1984.
10. C. S. Park and R. Schaumann, “Design of a 4-MHz analog integrated CMOS transconductance-C bandpass filter,” IEEE J. Solid-State Circuits, vol. 23, no. 4, pp. 987–996, Aug. 1988.
11. V. Gopinathan, Y. P. Tsividis, K. S. Tan, and R. K. Hester, “Design considerations for high-frequency continuous-time filters and implementation of an antialiasing filter for digital video,” IEEE J. Solid-State Circuits, vol. 25, no. 6, pp. 1368–1378, Dec. 1990.
12. J. M. Khoury, “Design of a 15-MHz CMOS continuous-filter with on-chip tuning,” IEEE J. Solid-State Circuits, vol. 25, no. 12, pp. 1988–1997, Dec. 1991.
13. W. M. Snelgrove and A. Shoval, “A balanced 0.9-μm CMOS transconductance-C filter tunable over the VHF range,” IEEE J. Solid-State Circuits, vol. 27, no. 3, pp. 314–323, Mar. 1992.
14. B. Nauta, “A CMOS transconductance-C filter technique for very high frequencies,” IEEE J. Solid-State Circuits, vol. 27, no. 2, pp. 142–153, Feb. 1992.
15. J. B. Hughes, N. C. Bird, and I. C. Macbeth, “Switched-currents—A new technique for analog sampled-data signal processing,” in Proc. IEEE Int. Symp. Circuits Syst., 1989, pp. 1584—1587.
16. T. S. Fiez, G. Liang, and D. J. Allstot, “Switched-current circuit design issues,” IEEE J. Solid-State Circuits, vol. 26, no. 3, pp. 192–202, Mar. 1991.
17. T. S. Fiez and D. J. Allstot, “CMOS switched-current ladder filters,” IEEE J. Solid-State Circuits, vol. 25, no. 6, pp. 1360–1367, Dec. 1990.
18. T. S. Fiez, D. J. Allstot, G. Liang, P. Liao, and D. Rabinowitz, “Signal-dependent clock-feedthrough cancellation in switched-current circuits,” in Proc. China Int. Conf. Circuits Syst., 1991, pp. 785–788.
19. S. S. Lee, R. H. Zele, D. J. Allstot, and G. Liang, “A continuous-time current-mode integrator,” IEEE Trans. Circuits Syst., vol. 38, no. 10, pp. 1236–1238, Oct. 1991.
20. S. S. Lee, R. H. Zele, D. J. Allstot, and G. Liang, “A 40 MHz CMOS continuous-time current-mode filter.” in Proc. IEEE Custom Integrated Circuits Conf., 1992, pp. 24.5.1-24.5.4.
21. J. Ramirez-Angulo, M. Robinson, and E. Sanchez-Sinencio, “Current-mode continuous-time filters: Two design approaches,” IEEE Trans. Circuits Syst. II: Analog and Digital Signal Processing, vol. 39, no. 6, pp. 337–341, June 1992.
22. P. R. Gray and R. G. Meyer, Analysis and Design of Analog Integrated Circuits, 3rd ed. New York: Wiley, 1993, ch. 7.
23. M. J. M. Pelgrom, A. C. J. Duinmaijer, and A. P. G. Welbers, “Matching properties of MOS transistors,” IEEE J. Solid-State Circuits, vol. 24, no. 5, pp. 1433–1440, Oct. 1989.
24. H. J. Orchard, “Inductorless filters,” Electron. Lett., vol. 2, pp. 224—225, June 1966.
25. G. M. Jacobs, D. J. Allstot, R. W. Brodersen, and P. R. Gray, “Design techniques for MOS switched capacitor ladder filters,” IEEE Trans. Circuits Syst., vol. CAS-25, no. 12, pp. 1014–1021, Dec. 1978.
26. H. J. Blinchikoff and A. I. Zverev, Filtering in the Time and Frequency Domains. New York: Wiley, 1976, pp. 248–289.
27. S. Darlington, “Synthesis of reactance 4-poles which produce prescribed insertion loss characteristics,” J. Math. Phys., pp. 257–353, Sept. 1939.
28. K. S. Tan and P. R. Gray, “Fully integrated analog filters using bipolar-JFET technology,” IEEE J. Solid-State Circuits, vol. SC-13, no. 6, pp. 814–821, Dec. 1978.
29. D. J. Allstot, R. W. Brodersen, and P. R. Gray, “An electrically-programmable switched capacitor filter,” IEEE J. Solid-State Circuits, vol. SC-14, no. 6, pp. 1034–1041, Dec. 1979.