An Exact Zero-Skew Clock Routing Algorithm

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Volumn 12, Issue 2, 1993, Pages 242-249

  Tsay, Ren Song ^a  

^a Arcsys Inc ^*  (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER SIMULATION; DIGITAL DEVICES; DIGITAL INTEGRATED CIRCUITS; INTEGRATED CIRCUITS;

CLOCK ROUTING ALGORITHMS; ELMORE DELAY MODEL;

ALGORITHMS;

EID: 0027544071     PISSN: 02780070     EISSN: 19374151     Source Type: Journal    
DOI: 10.1109/43.205004     Document Type: Article

References (13)

1. H. B. Bakoglu, J. T. Walker, and J. D. Meindl, “A symmetric clock-distribution tree and optimized high speed interconnections for rereduced clock skew in ULSI and WSI circuits,” in IEEE Int. Conf. Computer Design: VLSI in Computers, 1986, pp. 118-122.
2. P. K. Chan and K. Karplus, “Computing signal delay in general rc network by tree/link partitioning,” IEEE Trans. Computer-Aided Design, vol. 9, pp. 898–-902, Aug. 1990.
3. T. H. Cormen, C. E. Leiserson, and R. L. Rivest. Introduction to Algorithms. New York: McGraw-Hill, 1990.
4. S. Dhar, M. A. Franklin, and D. F. Wann. “Reduction of clock delays in VLSI structures,” in Proc IEEE Int. Conf. Computer Design: VLSI in Computers, pp. 1984, pp. 778–783.
5. W. C. Elmore, “The transient response of damped linear networks with particular regard to wide band amplifiers,” J. Appl. Phys., vol. 19, pp. 55–63, 1948.
6. J. P. Fishbum, “Clock skew optimization,” IEEE Trans. Computers, vol. 39, pp. 945–951, July 1990.
7. A. L. Fisher and H. T. Kung, “Synchronous large systolic arrays,” in Proc. SPIE, 1982, pp. 44–52.
8. M. A. B. Jackson, A. Srinivasan, and E. S. Kuh, “Clock routing for high-performance IC’s,” in Proc. Design Automation Conf., 1990, pp. 573–579.
9. A. Kahng, J. Cong, and G. Robins, “High-performance clock routing based on recursive geometric matching,” in Proc. Design Automation Conf., 1991, pp. 322–327.
10. S. Y. Kung and R. J. Gal-Ezer, “Synchronous versus asynchronous computation in very large scale integrated (VLSI) array processors,” in Proc. SPIE. 1982, pp. 53–65.
11. C. E. Leiserson, F. M. Rose, and J. B. Saxe, “Optimizing synchronous circuitry by retiming,” in Proc. Third Caltech Conf., 1983, pp. 87–116.
12. C. L. Ratzlaff, N. Gopal, and L. T. Pillage, “RICE: Rapid interconnect circuit evaluator,” in Proc. Design Automation Conf., 1991, pp. 555–560.
13. J. Rubinstein, P. Penfield, and M. A. Horowitz, “Signal delay in rc tree networks,” IEEE Trans. Computer-Aided Design, vol. CAD-2 pp. 202–211, 1983.