A New Array Architecture for Prime-Length Discrete Cosine Transform

IEEE Transactions on Signal Processing

Volumn 41, Issue 1, 1993, Pages 436-

  Guo, Jiun In ^a   Liu, Chi Min ^a   Jen, Chein Wei ^a  

^a NATIONAL CHIAO TUNG UNIVERSITY   (Taiwan)

Author keywords

[No Author keywords available]

Indexed keywords

ARRAY ARCHITECTURE; COSINE KERNELS; DISCRETE COSINE TRANFORMS; PRIME-LENGTH DCT; SYSTOLIC ALGORITHMS;

ALGORITHMS; COMPUTER ARCHITECTURE; SIGNAL PROCESSING;

MATHEMATICAL TRANSFORMATIONS;

EID: 0027235173     PISSN: 1053587X     EISSN: 19410476     Source Type: Journal    
DOI: 10.1109/TSP.1993.193173     Document Type: Article

References (13)

1. N. Ahmed, T. Natarajan, and K. R. Rao, “Discrete cosine transform,” IEEE Trans. Comput., vol. C-23, pp. 90–93, Jan. 1974.
2. U. Totzek and F. Matthiesen, “Two-dimensional discrete cosine transform with linear systolic arrays,” in Proc. Int. Conf. Systolic Arrays, Ireland, 1989, pp. 388–397.
3. N. I. Cho and S. U. Lee, “DCT algorithms for VLSI parallel implementations,” IEEE Trans. Acoust., Speech, Signal Processing, vol. 38, no. 1, pp. 121-127, Jan. 1990.
4. L. W. Chang and M. C. Wu, “A unified systolic array for discrete cosine and sine transforms,” IEEE Trans. Signal Processing, vol. 39, no. 1, pp. 192–194, Jan. 1991.
5. C. Chakrabarti and J. Ja'Ja', “Systolic architectures for the computation of the discrete Hartley and the discrete cosine transforms based on prime factor decomposition,” IEEE Trans. Comput., vol. 39, no. 11, pp. 1359–1368, Nov. 1990.
6. M. H. Lee, “On computing 2-D systolic algorithm for discrete cosine transform,” IEEE Trans. Circuits Syst., vol. 37, no. 10, pp. 1321–1323, Oct. 1990.
7. Shu Lin and Daniel J. Costello, Jr., Error Control Coding: Fundamentals and Applications. Englewood Cliffs, NJ: Prentice-Hall, 1983, Chapter 2, Section 2.2, pp. 19–24.
8. A. L. Fisher and H. T. Kung, “Special-purpose VLSI architectures: general discussions and a case study,” in VLSI and Modern Signal Processing.” S. Y. Kung et al., Eds. Englewood Cliffs, NJ: Prentice-Hall, 1985, Chapter 8, pp. 154–169.
9. C. M. Liu and C. W. Jen, “A new systolic array algorithm for discrete Fourier transform,” IEEE Trans. Comput., 1990, submitted for publication, also in Proc. Int. Symp. on Circuits and Systems, Singapore, 1991.
10. C. M. Rader, “Discrete Fourier tranforms when the number of data samples is prime,” Proc. IEEE, vol. 56, 1968, pp. 1107–1108.
11. H. C. Reeve, III, and J. R. Lim, “Reduction of blocking effect in image coding,” in Proc. ICASSP 83, Boston, MA, 1983, pp. 1212–1215.
12. S. Y. Kung, VLSI Array Processors. Englewood Cliffs, NJ: Prentice-Hall, 1988, Chapters 3 and 4, pp. 110–282.
13. C. W. Jen and H. Y. Hsu, “The design of a systolic array with tags input,” in Proc. ISCAS, Finland, 1988, pp. 2263–2266.