Multiple-Valued Counter

IEEE Transactions on Computers

Volumn 42, Issue 1, 1993, Pages 106-109

  Kuo, Tai Haur ^a   Lin, Hung Chang ^b   Potter, Robert C ^c   Schupe, Dave ^c  

^a NATIONAL CHENG KUNG UNIVERSITY   (Taiwan)

^b UNIVERSITY OF MARYLAND   (United States)

^c Allied Signal Aerospace Technology Center ^*  (United States)

Author keywords

[No Author keywords available]

Indexed keywords

DIGITAL ARITHMETIC; TUNNEL DIODES;

MULTIVALUED COUNTERS;

COUNTING CIRCUITS;

EID: 0027147415     PISSN: 00189340     EISSN: None     Source Type: Journal    
DOI: 10.1109/12.192219     Document Type: Article

References (11)

1. K. C. Smith, “The prospects for multivalued logic: A technology and application view,” IEEE Trans. Comput., vol. C-30, pp. 619–634, 1981.
2. Z. G. Vranesic and K. C. Smith, “Engineering aspects of multiple-valued logic system,” IEEE Comput. Mag., vol. 7, pp. 34–41, Sept. 1974.
3. T. L. Margin and K. W. Current, “Characteristics of prototype CMOS quaternary logic encoder-decoder circuits,” IEEE Trans. Comput., vol. C-35, pp. 157–161, Feb. 1986.
4. F. Capasso, S. Sen, F. Beltram, L. M. Lunardi, A. S. Vengurlekar, P. R. Smith, N.J. Shah, R.J. Malik, and A. Y. Cho, “Quantum functional devices: Resonant-tunneling transistors, circuits with reduced complexity, and multiple-valued logic,” IEEE Trans. Electron Devices, vol. 36, no. 10, pp. 2065–2082, Oct. 1989.
5. R. C. Potter, A. A. Lakhani, and H. Hier, “Three and six logic states by the vertical integration of InAlAs/InGaAs resonant tunneling structures,” J. Appl. Phys., vol. 64, p. 3735, 1988.
6. T. H. Kuo, H. C. Lin, R. C. Potter, and D. Shupe, “A/D converter using InGaAs/InA1As resonant-tunneling diodes,” IEEE J. Solid-State Circuits, vol. 26, no. 2, pp. 145–149, Feb. 1991.
7. K. L. Lear, K. Yoh, and J. S. Harris, Jr., “Monolithic integration of GaAs/AlGaAs resonant tunnel diode load and GaAs enhancement-mode MESFET drivers for tunnel diode FET logic gates,” in Proc. Int. Symp. GaAs and Related Compounds, Atlanta, GA, 1988.
8. T. H. Kuo, H. C. Lin, U. Anandakrishnan, R. C. Potter, and D. Shupe, “Large-signal resonant-tunneling diode model for SPICE3 simulation,” in 1989 IEEE IEDM Tech. Dig., Dec. 1989, pp. 567–570.
9. H. C. Liu and D. D. Coon, “Heterojunction double-barrier diodes for logic applications,” Appl. Phys. Lett., vol. 50, p. 1246, 1987.
10. J.M. Carroll, Tunnel-Diodes and Semiconductor Circuits. New York: McGraw-Hill, 1963.
11. R. C. Potter et al., “A vertically integrated resonant tunneling device with multiple negative differential resistances,” in Proc. Device Research Conf, Boulder, CO, 1988.