A Fully Complementary BiCMOS Technology for Sub-Half-Micrometer Microprocessor Applications

IEEE Transactions on Electron Devices

Volumn 39, Issue 12, 1992, Pages 2733-2739

  Sun, Shih Wei ^a   Tsui, Paul G Y ^a   Somero, Bradley M ^a   Klein, Jeff ^a   Pintchovski, Fabio ^a   Yeargain, John R ^a   Pappert, Bernie ^a   Bertram, Raymond ^a  

^a MOTOROLA INC   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

BIPOLAR TRANSISTORS; MICROPROCESSOR CHIPS; SCHOTTKY BARRIER DIODES;

BICMOS TECHNOLOGY; MODULAR PROCESS ARCHITECTURE; MULTILEVEL METALLIZATION MODULE;

CMOS INTEGRATED CIRCUITS;

EID: 0027004073     PISSN: 00189383     EISSN: 15579646     Source Type: Journal    
DOI: 10.1109/16.168754     Document Type: Article

References (13)

1. P. G. Y. Tsui, P. V. Gilbert, and S. W. Sun, “Integration of power LDMOS into a low-voltage 0.5 μm BiCMOS technology,” accepted by 1992 IEEE International Electron Device Meeting.
2. S. W. Sun, M. Swenson, J. R. Yeargain, C-O. Lee, C. Swift, J. R. Pfiester, W. Bibeau, and W. Atwell, “A dual-poly (N +/P+) gate, Ti-SALICIDE, double-metal technology for submicron CMOS ASIC and logic applications,” in Proc. IEEE CICC, 1989, pp. 18.7.118.7.4.
3. B-Y. Nguyen, P. Tobin, M. Lien, M. Woo, J. Leiss, and J. Hayden, Electrochem. Soc. Ext. Abstracts, vol. 90, no. 1, pp. 614-615, 1990.
4. S. W. Sun, P. G. Y. Tsui, B. M. Somero, J. Klein, F. Pintchovski, J. R. Yeargain, and B. Pappert, “A 0.4-micron fully complementary BiCMOS technology for advanced logic and microprocessor applications,” in IEDM Tech. Dig., 1991, pp. 85-88.
5. S. Batra, K. Park, J. Lin, S. Yoganathan, J. C. Lee, S. K. Banerjee, S. W. Sun, and G. Lux, “Effect of dopant redistribution, segregation, and carrier trapping in As-implanted MOS gates,” IEEE Trans. Electron Devices, vol. 37, pp. 2322-2330, Nov. 1990.
6. F. K. Baker, J. R. Pfiester, T. C. Mele, HH. Tseng, P. J. Tobin, J. D. Hayden, C. D. Gunderson, and L. C. Parrillo, “The influence of fluorine on threshold voltage instabilities in P+ polysilicon gated p-channel MOSFETs,” in IEDM Tech. Dig., 1989, pp. 443-446.
7. C. Y. Wong., J. Y.-C. Sun, Y. Taur, C. S. Oh, R. Angelucci, and B. Davari, “Doping of N+ and P+ polysilicon in a dual-gate CMOS process,” in IEDM Tech. Dig., 1988, pp. 238-241.
8. S. W. Sun, K-Y. Fu, C. T. Swift, and J. R. Yeargain, “Oxide charge trapping and HCI susceptibility of a submicron CMOS dual-poly (N +/P +) gate technology,” in Proc. IEEE IRPS, 1989, pp. 183-188.
9. S. M. Sze, Physics of Semiconductor Devices, 2nd ed. New York: Wiley, 1981, pp. 284-286.
10. K. K. Au, P. G. Y. Tsui, Y. S. Kim, K. K. Diogu, M. L. Kosty, and C. M. Palmer, “Field-plated high gain lateral bipolar transistor in standard CMOS process for BiNMOS application,” in Proc. IEEE CICC, 1990, pp. 18.5.1-18.5.4.
11. P. G. Y. Tsui, S. W. Sun, J. R. Yeargain, and B. Pappert, “A modular 0.5-micron BiCMOS technology for low voltage logic applications,” in Proc. IEEE CICC, 1992, pp. 9.4.1-9.4.4.
12. K. Yano, M. Hiraki, S. Shukuri, Y. Onose, M. Hirao, N. Ohki, T. Nishida, K. Seki, and K. Shimohigashi, “Quasi-complementary BiCMOS for sub-3-V digital circuits,” IEEE J. Solid-State Circuits, vol. 26, no. 11, pp. 1708-1719, Nov. 1991.
13. R. B. Ritts, P. A. Raje, J. D. Plummer, K. C. Saraswat, and K. M. Cham, “Merged BiCMOS logic to extend the CMOS/BiCMOS performance crossover below 2.5-V supply,” IEEE J. Solid-State Circuits, vol. 26, no. 11, pp. 1606-1614, Nov. 1991.