|
Volumn , Issue , 1992, Pages 500-505
|
Design process management for CAD frameworks
|
Author keywords
[No Author keywords available]
|
Indexed keywords
COMPUTER AIDED LOGIC DESIGN;
COMPUTER ARCHITECTURE;
LOGIC GATES;
OPTIMIZATION;
PRINTED CIRCUIT DESIGN;
CAD FRAMEWORKS;
DESIGN PROCESS MANAGER MINERVA;
VLSI CIRCUITS;
|
EID: 0027002406
PISSN: 01467123
EISSN: None
Source Type: Conference Proceeding
DOI: None Document Type: Conference Paper |
Times cited : (17)
|
References (5)
|