Neuro Chips with On-Chip Back-Propagation and/or Hebbian Learning

IEEE Journal of Solid-State Circuits

Volumn 27, Issue 12, 1992, Pages 1868-1876

  Fujita, Yasuhiko ^a   Iida, Tetsuya ^a   Kamatani, Yukio ^a   Itakura, Tetsuro ^a  

^a TOSHIBA CORPORATION   (Japan)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER CIRCUITS; LEARNING SYSTEMS; MICROPROCESSOR CHIPS;

BACKWARD PROPAGATION; HEBBIAN LEARNING; LAYERED NEURAL NETWORK; NEURO CHIPS; SYNAPSE WEIGHT;

NEURAL NETWORKS;

EID: 0026998980     PISSN: 00189200     EISSN: 1558173X     Source Type: Journal    
DOI: 10.1109/4.173117     Document Type: Article

References (23)

1. C. Mead, “Neuromorphic electronic systems,” Proc. IEEE, vol. 78, no. 10, pp. 1629–1636, Oct. 1990.
2. D. R. Collins and P. A. Pentz, “Considerations for neural network hardware implementations,” in Proc. ISCAS, 1989, pp. 834–836.
3. B. Furman and A. A. Abidi, “An analog CMOS backward error-propagation LSI,” in Proc. 22nd Asilomar Conf. Signals, Syst. Comput., Oct. 1988.
4. M. Griffin, G. Tahara, K. Knorpp, R. Pinkham, and B. Riley, “An 11-million transistor neural network execution engine,” in ISSCCDig. Tech. Papers, 1991, pp. 180–181.
5. S. Amari, Mathematical Principles of Neural Networks. Tokyo: Sangyo-Tosyo Kabushiki-Gaisya, 1978 (in Japanese).
6. M. Holler, S. Tam, H. Castro, and R. Benson, “An electrically trainable artificial neural network (ETANN) with 1024 “floating gate” synapses,” in Proc. Int. Joint. Conf. Neural Networks, June 1988, pp. 191–196.
7. A. F. Murray, “Silicon implementations of neural networks,” Proc. Inst. Elec. Eng. F, vol. 138, no. 1, pp. 3–12, 1991.
8. A. F. Murray, “Analogue noise-enhanced learning in neural network circuit,” IEE Electron. Lett., vol. 27, no. 17, 1991.
9. L. W. Nagel, “SPICE2: A computer program to simulate semiconductor circuits,” Electron. Res. Lab., Univ. of Calif., Berkeley, Rep. ERL M520, May 1975.
10. D. E. Rumelhart et al., “Learning internal representations by error propagation,” in Parallel Distributed Processing: Explorations in the Microstructures of Cognition, vol. I, D. E. Rumelhart and J. L. McClelland, eds. Cambridge, MA: M.I.T. Press, pp. 318–362.
11. R. P. Lippman, “An introduction to computing with neural nets,” IEEE ASSP Mag., pp. 4–22, Apr. 1987.
12. N. Nintunze and A. Wu, “Modified Hebbian auto-adaptive impulse neural circuits,” IEEElectron. Lett., vol. 26, no. 19, pp. 1561–1563, 1990.
13. O. Fujita, Y. Amemiya, and A. Iwata, “Characteristics of floating gate device as analogue memory for neural networks,” IEE Electron. Lett., vol. 27, no. 11, pp. 924–926, 1991.
14. H. C. Card and W. R. Moore, “EEPROM synapses exhibiting pseudo-Hebbian plasticity,” IEE Electron. Lett., vol. 25, no. 12, pp. 805–806, 1989.
15. C. Peterson and E. Hartman, “Explorations of the mean field theory learning algorithm,” Neural Networks, vol. 2, pp. 475–494, 1989.
16. P. A. Shoemaker, M. J. Carlin, and R. L. Shimabukuro, “Back propagation learning with trinary quantization of weight updates,” Neural Networks, vol. 4, pp. 231–241, 1991.
17. B. Widrow, “A study of rough amplitude quantization by means of nyquist sampling theory,” IRE Trans. Circuit Theory, vol. CT-3, pp. 266–276, Dec. 1956.
18. A. V. Oppenheim and R. W. Schafer, Digital Signal Processing. Englewood Cliffs, NJ: Prentice-Hall, 1975.
19. R. Linsker, “Self-organization in a perceptual network,” IEEE Computer, pp. 105–116, Mar. 1988.
20. P. K. Simpson, Artificial neural network systems. New York: Pergamon, 1990.
21. M. Ishibe et al., “High-speed CMOS I/O buffer circuit,” IEEE J. Solid-State Circuits, vol. 27, no. 4, pp. 671–673, Apr. 1992.
22. D. B. Ribner and M. A. Copeland, “Design techniques for cascoded CMOS op amps with improvement PSRR and common-mode input range,” IEEE J. Solid-State Circuits, vol. SC-19, no. 6, pp. 919—925, Dec. 1984.
23. C. Mead, Analog VLSI and Neural Systems. Reading, MA: Addison-Wesley, 1989, pp. 94–96.