A 10.7-MHz 68-dB SNR CMOS Continuous-Time Filter with On-Chip Automatic Tuning

IEEE Journal of Solid-State Circuits

Volumn 27, Issue 12, 1992, Pages 1843-1853

  Steyaert, Michel S J ^b   Sansen, Willy ^b  

^a BENEMÉRITA UNIVERSIDAD AUTÓNOMA DE PUEBLA   (Mexico)

^b UNIVERSITY OF LEUVEN   (Belgium)

Author keywords

[No Author keywords available]

Indexed keywords

CMOS INTEGRATED CIRCUITS; ELECTRIC FREQUENCY CONTROL; INTERMODULATION; OPERATIONAL AMPLIFIERS; SIGNAL DISTORTION; SIGNAL TO NOISE RATIO; TUNING;

FOURTH-ORDER BANDPASS FILTER; ON-CHIP AUTOMATIC TUNING;

BANDPASS FILTERS;

EID: 0026996357     PISSN: 00189200     EISSN: 1558173X     Source Type: Journal    
DOI: 10.1109/4.173114     Document Type: Article

References (26)

1. H. Khorramabadi and P. R. Gray, “High frequency CMOS continuous-time filter,” IEEE J. Solid-State Circuits, vol. SC-19, pp. 939–948, Dec. 1984.
2. F. Krummenacher and N. Joehl, “A 4-MHz CMOS continuous-time filter with on-chip automatic tuning” IEEE J. Solid-State Circuits, vol. 23, pp. 750–757, June 1988.
3. C. S. Park and R. Schaumann, “Design of a 4-MHz analog integrated CMOS transconductance-C bandpass filter, “ IEEE J. Solid-State Circuits, vol. 23, pp. 987–996, Aug. 1988.
4. V. Gopinathan and Y. P. Tsividis, “A 5V 7th-order elliptic analog filter for digital video applications,” In ISSCC Dig. Tech. Papers (San Francisco), Feb. 1990, pp. 208–209.
5. Y. Wang, F. Lu, and A. Abidi, “A 12.5 MHz CMOS continuous time bandpass filter,” in ISSCC Dig. Tech. Papers (New York), Feb. 1989, pp. 198–199.
6. J. Silva-Martinez, M. Steyaert, and W. Sansen, “A large-signal very low-distortion transconductor for high-frequency continuous-time filters,” IEEEJ. Solid-State Circuits, vol. 26, pp. 946–955, July 1991.
7. M. Koyama, H. Tanimoto, and S. Mizoguchi, “A 10.7 MHz continuous-time bandpass filter bipolar IC,” in IEEE Proc. CICC (San Diego), May 1989, pp. 25.2.1-25.2.4.
8. C. F. Chiou and R. Schaumann, “Design performance of a fullyintegrated bipolar 10.7 MHz analog bandpass filter,” IEEEJ. Solid-State Circuits, vol. SC-21, pp. 6–14, Feb. 1986.
9. B. S. Song, “A 10.7-MHz switched-capacitor bandpass filter,” IEEE J. Solid-State Circuits, vol. 24, pp. 320–324, Apr. 1989.
10. Y. Tsividis and P. Antognetti, Eds., Design of MOS VLSI Circuits for Telecommunications. Englewood Cliffs, NJ: Prentice-Hall, 1985.
11. F. E. Girling and E. F. Good, “Active filters 7 and 8: The two integrator loop,” Wireless World, vol. 76, pp. 117–119, Mar. 1970, and pp. 133–139, Apr. 1979.
12. F. E. Girling and E. F. Good, “Active filters 12 and 13: The leapfrog or active ladder filters,” Wireless World, vol. 76, pp. 354, July 1970, and pp. 445–450, Sept. 1970.
13. J. Orchard, “Inductorless filters,” IEE Electron. Lett., vol. 2, p. 155, June 1966.
14. A. S. Sedra and P. O. Brackett, Filter Theory and Design: Active and Passive, Champaign IL: Matrix, 1978.
15. L. T. Bruton, “Sensitivity comparison of high-Q second-order active filter synthesis techniques,” IEEE Trans. Circuits Sys., vol. CAS-22, pp. 32–38, Jan. 1975.
16. J. Silva-Martinez, M. Steyaert, and W. Sansen, “Design techniques for high-performance OTA-RC continuous-time filters,” IEEE J. Solid-State Circuits, vol. 26, pp. 993–1001, July 1992.
17. M. Steyaert, J. Silva-Martinez, and W. Sansen, “High frequency saturated CMOS floating resistor for fully-differential analogue signal processors,” IEE Electron. Lett., vol. 27, pp. 1609–1611, Aug. 1991.
18. K. Radhakrishna, V. Sethuraman, and P. K. Neelakantaan, “A novel follow the master filter,” Proc. IEEE, vol. 65, pp. 1725–1726, Dec. 1977.
19. K. Tan and P. Gray, ‘Fully integrated analog filters using bipolarJFET technology,” IEEEJ. Solid-State Circuits, vol. SC-13, pp. 814–821, Dec. 1978.
20. L. Chua, C. L. Desoer, and E. S. Kuh, Linear and Nonlinear Circuits, Singapore: McGraw-Hill, 1987.
21. J. Silva-Martinez, M. Steyaert, and W. Sansen, “A novel approach for the automatic tuning of continuous-time filters,” in IEEE Proc. ISC AS (Singapore), June 1991, pp. 1452–1455.
22. J. Silva-Martinez, “Design techniques for high-performance CMOS continuous-time filters,” Ph.D. dissertation, Katholieke Universiteit Leuven, Elektrotechniek Department (ESAT-MICAS), Leuven, Belgium, Apr. 1992.
23. M. Pelgrom, A. Duinmaijer, and A. Welbers, “Matching properties of MOS transistors,” IEEEJ. Solid-State Circuits, vol. 24, pp. 1433— 1439, Oct. 1989.
24. K. Lakshmikumar, R. Hadaway, and M. Copeland, “Characterization of modelling of mismatch in MOS transistors for precision analog design,” IEEEJ. Solid-State Circuits, vol. SC-21, pp. 1057–1066, Dec. 1986.
25. J. B. Shyu, G. C. Temes, and F. Krummenacher, “Random error effects in matched MOS capacitors and current sources,” IEEE J. Solid-State Circuits, vol. SC-19, pp. 948–955, Dec. 1984.
26. W. J. A. De Heij, E. Seevinck, and K. Hoen, “Practical formulation of the relation between filter specifications and the requirements for integrator circuits,” IEEE Trans. Circuits Syst., vol. 36, pp. 1124— 1128, Aug. 1989.