A 6-GHz Integrated Phase-Locked Loop Using AlGaAs/GaAs Heterojunction Bipolar Transistors

IEEE Journal of Solid-State Circuits

Volumn 27, Issue 12, 1992, Pages 1752-1762

  Oki, Aaron K ^c   Kobayashi, Kevin W ^c  

^a UNIVERSITY OF CALIFORNIA   (United States)

^b UNIVERSITY OF TORONTO   (Canada)

^c NORTHROP GRUMMAN CORPORATION   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

BIPOLAR TRANSISTORS; BUFFER CIRCUITS; DIGITAL FILTERS; HETEROJUNCTIONS; MONOLITHIC INTEGRATED CIRCUITS; PHASE LOCKED LOOPS; TIMING CIRCUITS; TRANSFER FUNCTIONS;

CLOCK EXTRACTION CIRCUITS; HETEROJUNCTION BIPOLAR TRANSISTOR; INTEGRATED PHASE LOCKED LOOP; LOOP FILTER;

OPTICAL COMMUNICATION EQUIPMENT;

EID: 0026972926     PISSN: 00189200     EISSN: 1558173X     Source Type: Journal    
DOI: 10.1109/4.173102     Document Type: Article

References (25)

1. Synchronous Optical Network (SONET) Transport Systems: Common Generic Criteria. Morristown, NJ: Bellcore, Sept. 1990, 6th ed.
2. M. Soda et al., “A Si bipolar chip set for 10 Gb/s optical receiver,” in ISSCC Dig. Tech. Papers (San Francisco, CA), Feb. 1992, pp. 100–101.
3. H.-M. Rein, “Silicon bipolar integrated circuits for multigigabit-per-second lightwave communications,” J. Lightwave Technol., vol. 8, pp. 1371–1378, Sept. 1990.
4. K. Runge et al., “Silicon bipolar integrated circuits for multi-Gb/s optical communication systems,” IEEE J. Select. Areas Commun., vol. 9, pp. 636–644, June 1991.
5. H. Hamano et al., “High-speed Si-bipolar IC design for mulit-Gb/s optical receivers,” IEEE J. Select. Areas Commun., vol. 9, pp. 645–651, June 1991.
6. J. N. Albers and H.-U. Schreiber, “A Si-bipolar technology for optical fiber transmission rates above 10 Gb/s,” IEEE J. Select. Areas Commun., vol. 9, pp. 652–655, June 1991.
7. K. Hagimoto et al., “Over 10 Gb/s regenerators using monolithic IC's for lightwave communication systems,” IEEE J. Select. Areas Commun., vol. 9, pp. 673–682, June 1991.
8. K. Nakagawa and K. Iwashita, “High-speed optical transmission systems using advanced monolithic IC technologies,” IEEE J. Select. Areas Commun., vol. 9, pp. 683–688, June 1991.
9. R. K. Montgomery et al., “10 Gbit/s high sensitivity low error rate decision circuit implemented with C-doped AlGaAs/GaAs HBT's,” Electron. Lett., vol. 27, pp. 976–978, May 1991.
10. J. Akagi et al., “AlGaAs/GaAs HBT receiver ICs for a 10 Gbps optical communication system,” in Proc. IEEE GaAs IC Sym. (New Orleans, LA), Oct. 1990, pp. 45–48.
11. M. Tamamura et al., “A 9.5 Gb/s Si-bipolar ECL array,” in ISSCC Dig. Tech. Papers (San Francisco, CA), Feb. 1992, pp. 54–55.
12. H.-M. Rein, J. Hauenschild, W. McFarland, and D. Pettengill, “23 Gbit/s Si bipolar decision circuit consisting of 24 Gbit/s MUX and DEMUX ICs,” Electron. Lett., vol. 27, pp. 974–976, May 1991.
13. J. Hauenschild, H.-M. Rein, W. McFarland, J. Doernberg, and D. Pettengill, “Demonstration of retiming capability of silicon bipolar time-division multiplexor operating to 24 Gbit/s,” Electron. Lett., vol. 27, pp. 978–979, May 1991.
14. H. Ransijn and P. O’Connor, “A 2.5 Gb/s GaAs clock and data regenerator IC,” in Proc. IEEE GaAs IC Symp. (New Orleans, LA), Oct. 1990, pp. 57–60.
15. B. Wedding, D. Schlump, E. Schlag, W. Pohlmann, and B. Franz, “2.24-Gbit/s 151-km optical transmission system using high-speed integrated silicon circuits,” IEEE J. Select. Areas Commun., vol. 8, pp. 227–234, Feb. 1990.
16. E. Schlag, B. Franz, and W. Pohlmann, “Integrierte Si-bipolar schal-tungen fur ein optisches ubertragungssystem von 2.4 Gbit/s,” in Proc. ITG Fachtagung Mikroelektronik fur die lnformationstechnik (Stuttgart, Germany), Oct. 1989, 221–226.
17. A. W. Buchwald, K. W. Martin, A. K. Oki, and K. W. Kobayashi, “A 6GHz integrated phase-locked loop using AlGaAs/GaAs heterojunction bipolar transistors,” in ISSCC Dig. Tech. Papers (San Francisco, CA), Feb. 1992, pp. 98–99.
18. M. Bagheri et al., “11.6 GHz 1: 4 demultiplexer with bit-rotation control and 6.1 GHz auto-latching phase-aligner ICs,” in ISSCC Dig. Tech. Papers (San Francisco, CA), Feb. 1992, pp. 94–95.
19. A. Pottbacker, U. Langmann, and H.-U. Schreiber, “A 8 Gb/s Si bipolar phase and frequency detector IC for clock extraction,” in ISSCC Dig. Tech. Papers (San Francisco, CA), Feb. 1992, pp. 162— 163.
20. Z. Wang, U. Langmann, and B. Bosch, “Mulit-Gb/s silicon bipolar clock recovery IC optical receivers,” IEEE J. Select. Areas Commun., vol. 9, pp. 656–663, June 1991.
21. S. K. Enam and A. A. Abidi, “Mos decision and clock-recovery circuits for Gb/s optical-fiber receivers,” in ISSCC Dig. Tech. Papers (San Francisco, CA), Feb. 1992, pp. 96–97.
22. M. E. Kim, A. K. Oki, G. M. Gorman, D. K. Umemoto, and J. B. Camou, “GaAs heterojunction bipolar transistor device and IC technology for high-performance analog and microwave applications,” IEEE Trans. Microwave Theory Tech., vol. 37, pp. 1286–1303, Sept. 1989.
23. A. W. Buchwald and K. W. Martin, “A high-speed voltage-controlled oscillator with quadrature outputs,” Electron. Lett., vol. 27, pp. 309–310, Feb. 1991.
24. L. Schmidt and H.-M. Rein, “New high-speed bipolar XOR gate with absolutely symmetrical circuit configuration,” Electron. Lett., vol. 26, 430–431, 1990.
25. F. Gardner, Phaselock Techniques, 2nd ed. New York: Wiley, 1979, ch. 5.