Thermal Design and Simulation of Bipolar Integrated Circuits

IEEE Journal of Solid-State Circuits

Volumn 27, Issue 10, 1992, Pages 1379-1387

  Poulton, Ken ^a   Knudsen, Knud L ^a   Corcoran, John J ^a   Wang, Keh Chung ^b   Pierson, Richard L ^b   Nubling, Randall B ^b   Chang, Mau Chung F ^b  

^a HEWLETT PACKARD LABORATORIES   (United States)

^b ROCKWELL SCIENCE CENTER   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

BIPOLAR TRANSISTORS; COMPUTER SIMULATION; HETEROJUNCTIONS; SEMICONDUCTING GALLIUM ARSENIDE;

SOFTWARE PACKAGE THCALC;

BIPOLAR INTEGRATED CIRCUITS;

EID: 0026941843     PISSN: 00189200     EISSN: 1558173X     Source Type: Journal    
DOI: 10.1109/4.156441     Document Type: Article

References (15)

1. S. Konaka, Y. Yamamoto, and T. Sakai, “A 30-ps Si bipolar IC using selfaligned process technology,” IEEE Trans. Electron Devices, vol. ED-33, no. 4, pp. 526–531, Apr. 1986.
2. S. Konaka, Y. Amemiya, K. Sakuma, and T. Sakai, “A 20 ps/G Si bipolar IC using advanced SST with collector ion implantation,” in Extended Abstr. 19th Conf. Solid State Devices Mater., 1987, pp. 331-334.
3. R. B. Nubling et al., “High speed 8: 1 multiplexor and 1 :8 demultiplexer implemented with AlGaAs/GaAs HBTs,” IEEE J. Solid-State Circuits., vol. 26, pp. 1354–1361, Oct. 1991.
4. D. Smith and J. O'Neil, “Measurement and prediction of operating temperatures for GaAs ICs,” in IEEE SEMITHERM 86 Proc., paper A.5.
5. K. Poulton et al., “Thermal simulation and design of a GaAs HBT sample and hold circuit,” in 1991 GaAs IC Symp. Tech. Dig., pp. 129-132.
6. J. S. Blakemore, “Semiconducting and other major properties of gallium arsenide,” J. Appl. Phys., vol. 53, no. 10, R123–R181, Oct. 1982.
7. Whemple et al., “Thermal design of power GaAs FETs,” in GaAs FET Principles and Technology, Dilorenzo et al., Eds. Dedham, MA: Artech House, 1982, pp. 313–347.
8. G. Pfeiffer, Hewlett Packard, program “ictherm,” unpublished, 1989.
9. C. C. Lee, Y. J. Min, and A. L. Palisoc, “A general integration algorithm for the inverse Fourier transform of four-layer infinite plate structures,” IEEE Trans. Components, Hybrids, Manuf. Technol., vol. 12, no. 4, pp. 710–716, Dec. 1989.
10. T. Knotts, Hewlett Packard, program “fe,” unpublished, 1988.
11. K. M. Cham et al., Computer-Aided Design and VLSI Device Development. Boston: Kluwer Academic, 1988, pp. 136-140.
12. Raphael User's Manual, TMA, Inc., Palo Alto, CA, 1991.
13. R. C. Joy and E. S. Schlig, “Thermal properties of very fast transistors,” IEEE Trans. Electron Devices, vol. ED-17, no. 8, pp. 586594, Aug. 1970.
14. J. R. Waldrop, K. C. Wang, and P. M. Asbeck. “Determination of junction temperature in AIGaAs/GaAs HBT's by electrical measurement,” IEEE Trans. Electron Devices, vol. 39, pp. 1248–1250, May 1992.
15. C. C. Lee and A. L. Arthur, “Real-time thermal design of integrated circuit devices,” IEEE Trans. Components, Hybrids, Manuf. Technol., vol. 11, pp. 485–492, Dec. 1988.