A Non-Quasi-Static MOSFET Model for SPICE—AC Analysis

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Volumn 11, Issue 10, 1992, Pages 1247-1257

  Park, Hong June ^a   Ko, Ping Keung ^b   Hu, Chenming ^b  

^a Pohang University of Science and Technology (POSTECH)   (South Korea)

^b UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER AIDED DESIGN; FIELD EFFECT TRANSISTORS; INTEGRATED CIRCUITS; MATHEMATICAL MODELS;

NON-QUASI-STATIC MOSFET MODELS; SPICE-AC ANALYSIS;

MOSFET DEVICES;

EID: 0026928767     PISSN: 02780070     EISSN: 19374151     Source Type: Journal    
DOI: 10.1109/43.170988     Document Type: Article

References (31)

1. K. Mayaram, “CODECS: A mixed-level circuit and device simulator,” Memo. UCB/ERL M88/71, Electronics Research Lab, Univ. California, Berkeley, Nov. 1988.
2. H. J. Park, P. K. Ko, and C. Hu, “A non-quasi-static MOSFET model for SPICE-transient analysis,” IEEE Trans. Electron Devices, vol. 36, pp. 561–576, Mar. 1989.
3. D. A. Hodges, P. R. Gray, and R. W. Brodersen, “Potential of MOS technologies for analog integrated circuits,” IEEE J. Solid State Circuits, vol. SC-13, pp. 285–294, June 1978.
4. J. E. Meyer, “MOS models and circuit simulation,” RCA Rev., vol. 32, pp. 42–63, 1971.
5. S. Y. Oh, D. E. Ward, and R. W. Dutton, “Transient analysis of MOS transistors,” IEEE J. Solid State Circuits, vol. SC-15, pp. 636–643, Apr. 1980.
6. D. E. Ward and R. W. Dutton, “A charge-oriented model for MOS transistor capacitances,” IEEE J. Solid State Circuits, vol. SC-13, pp. 703–708, June 1978.
7. P. Yang and P. K. Chatterjee, “SPICE modelling for small geometry MOSFET circuits,” IEEE Trans. Computer-Aided Design, vol. CAD-1, pp. 169–182, 1982.
8. H. Khorramabadi and P. R. Gray, “High-frequency CMOS continuous time filters,” IEEE J. Solid State Circuits, vol. SC-19, pp. 939–948, Dec. 1984.
9. J. J. Paulos and D. A. Antoniadis, “Limitations of quasi-static capacitance models for the MOS transistor,” IEEE Electron Device Lett., vol. EDL-4, pp. 221–224, 1983.
10. M. Bagheri and Y. P. Tsividis, “A small signal dc-to-high frequency nonquasistatic models for the four-terminal MOSFET valid in all regions of operation,” IEEE Trans. Electron Devices, ED-32, pp. 2383–2391, Nov. 1985.
11. C. Turchetti, P. Mancini, and G. Masetti, “A CAD-oriented non-quasistatic approach for the transient analysis of MOS IC's,” IEEE J. Solid State Circuits, vol. SC-21, pp. 827–836, 1986.
12. P. Mancini, C. Turchetti, and G. Masetti, “A non-quasi-static analysis of the transient behavior of the long channel MOST valid in all regions of operation,” IEEE Trans. Electron Devices, vol. 34, pp. 325–334, Feb. 1987.
13. J. G. Fossum, H. Jeong, and S. Veeraraghavan, “Significance of the channel-charge partition in the transient MOSFET model,” IEEE Trans. Electron Devices, vol. ED-33, pp. 1621–1623, Oct. 1986.
14. M. F. Sevat, “On the channel charge division in MOSFET modeling,” Tech. Dig. ICCAD, pp. 208–210, Nov. 1987.
15. J. R. Burns, “High frequency characteristics of the insulated gate field effect transistor,” RCA Rev., pp. 385–418, Sept. 1967.
16. M. B. Das, “High frequency network properties of MOS transistors including the substrate resistivity effects,” IEEE Trans. Electron Devices, vol. ED-16, pp. 1049–1069, Dec. 1969.
17. D. H. Treleaven, and F. N. Trofimenkoff, “MOS FET equivalent circuit at pinch-off,” Proc. IEEE, vol. 54, pp. 1223–1224, Sept. 1966.
18. P. Roblin, S. C. Kang, and H. Morkoc, “Analytic solution of the velocity-saturated MOSFET/MODFET wave equation and its application to the prediction of the microwave charactersitics of MOD-FET's,” IEEE Trans. Electron Devices, vol. 37, pp. 1608–1622, July 1990.
19. H. C. Poon, “Vth and beyond,” presented at the Workshop on Device Modeling for VLSI, Burlingame, CA, March 1979.
20. H. I. Hanafi, “3.1 current modeling for MOSFET,” Circuit Analysis, Simulation and Design, Part 1, A. E. Ruehli, Editor. New York: North Holland, 1986, pp. 98–99.
21. B. J. Sheu, “MOS transistor modeling and characterization for circuit simulation,” Electronics Research Lab., Univ. of California, Berkeley, Memo. UCB/ERL M85/85, Oct. 1985.
22. Y. P. Tsividis, Operation and Modeling of the MOS Transistor. New York: McGraw-Hill, 1987.
23. H. J. Park, P. K. Ko, C. Hu, “A non-quasistatic MOSFET model for SPICE,” in Int. Electron Devices Meeting 87 Tech. Dig., Dec. 1987, pp. 652–655.
24. H. J. Park, “Charge sheet and non-quasistatic MOSFET models for SPICE,” Ph.D. dissertation, Electron. Res. Lab., Dept, of EECS, University of California, Berkeley, Memo. UCB/ERL M89/20, Feb. 1989.
25. B. J. Sheu, D. L. Scharfetter, P. K. Ko, and M. C. Jeng, “BSIM: Berkeley short channel IGFET model for MOS transistors,” IEEE J. Solid-State Circuits, vol. 22, pp. 558–566, Aug. 1987.
26. P. R. Gray and R. G. Meyer, “MOS operational amplifier design—A tutorial overview,” IEEE J. Solid-State Circuits, vol. SC-17, pp. 969–982, Dec. 1982.
27. H. J. Park, P. K. Ko, and C. Hu, “A charge sheet capacitance model for short channel MOSFET's for SPICE,” IEEE Trans. Computer-Aided Design, vol. 10, pp. 376–389, Mar. 1991.
28. H. J. Park, P. K. Ko, and C. Hu, “A charge-conserving non-quasi-static (NQS) MOSFET model for SPICE transient analysis,” IEEE Trans. Computer-Aided Design, vol. 10, pp. 629–642, May 1991.
29. A. Vladimirescu and S. Liu, “The simulation of MOS integrated circuits using SPICE2,” Electron. Res. Lab., Dept, of EECS, Univ. California, Berkeley, Memo. UCB/ERL M80/7, Oct. 1980.
30. T. L. Quarles, A. R. Newton, D. O. Pederson, and A. Sangiovanni-Vincentelli, “SPICE 3B1 User's Guide,” Electron. Res. Lab., Univ. California, Berkeley, Nov. 1987.
31. H. J. Park, P. K. Ko, and C. Hu, “SPICE3 implementation of a non-quasi-static MOSFET model with level-2 dc model,” Electron. Res. Lab., Univ. California, Berkeley, Memo. UCB-ERL M89/70, June 1989.