ELM—A Fast Addition Algorithm Discovered by a Program

IEEE Transactions on Computers

Volumn 41, Issue 9, 1992, Pages 1181-1184

  Kelliher, T P ^a   Owens, R M ^a   Irwin, M J ^a   Hwang, T T ^b  

^a PENNSYLVANIA STATE UNIVERSITY   (United States)

^b NATIONAL TSING HUA UNIVERSITY   (Taiwan)

Author keywords

[No Author keywords available]

Indexed keywords

CMOS INTEGRATED CIRCUITS; LOGIC DESIGN; TREES (MATHEMATICS); VLSI CIRCUITS;

CMOS VLSI CIRCUITS; ELM ADDITION ALGORITHM; SOFTWARE PACKAGE FACTOR; VLSI CAD TOOL;

ADDERS;

EID: 0026923645     PISSN: 00189340     EISSN: None     Source Type: Journal    
DOI: 10.1109/12.165399     Document Type: Article

References (11)

1. R. P. Brent and H. T. Kung, “A regular layout for parallel adders,” IEEE Trans. Comput., vol. C-31, pp. 260–264, Mar. 1982.
2. B. W. Y. Wei and C. D. Thompson, “Area-time optimal adder design,” IEEE Trans. Comput., vol. 39, pp. 666–675, May 1990.
3. J. Beekman, R. M. Owens, and M. J. Irwin, “Mesh arrays and LOGICIAN: A tool for their efficient generation,” in Proc. ICCAD-85, Nov. 1985, pp. 290–299.
4. M. J. Irwin and R. M. Owens, “An overview of the Penn State design system,” in Proc. DAC-87, July 1987, pp. 516–522.
5. S. Waser and M. J. Flynn, Introduction to Arithmetic for Digital Systems Designers. New York: Holt, Rinehart and Winston, 1982.
6. C. A. Papachristou, “Iterative construction of binary lookahead addition trees,” Comput. Elect. Eng., vol. 12, no. 3/4, pp. 101–107, 1986.
7. S. Winograd, “On the time required to perform addition,” J. ACM, vol. 12, no. 2, pp. 277–285, 1965.
8. “On the time required to perform multiplication,” J. ACM, vol. 14, no. 4, pp. 793–802, 1967.
9. N. H. E. Weste and K. Eshraghian, Principles of CMOS Logic Design, A Systems Perspective. Reading, MA: Addison-Wesley, 1988.
10. T.-T. Hwang, R. M. Owens, and M. J. Irwin, “Exploiting communication complexity for multi-level logic synthesis,” IEEE Trans. Comput.-Aided Design, vol. 9, pp. 1017–1027, Oct. 1990.
11. B. W. Y. Wei, C. D. Thompson, and Y.-F. Chen, “Time optimal design of a CMOS adder,” in Proc. 19th Asilomar Conf. Circuits, Syst. Comput., Nov. 1985, pp. 186–191.