![]() |
Volumn 27, Issue 9, 1992, Pages 238-247
|
Sentinel scheduling for VLIW and superscalar processors
a
|
Author keywords
[No Author keywords available]
|
Indexed keywords
COMPUTER HARDWARE;
COMPUTER SOFTWARE;
COMPUTER SYSTEMS;
DESIGN;
PARALLEL PROCESSING SYSTEMS;
PERFORMANCE;
PIPELINE PROCESSING SYSTEMS;
PROGRAM COMPILERS;
SCHEDULING;
BRANCH CONDITIONS;
GENERAL PERCOLATION;
INSTRUCTION BOOSTING;
INSTRUCTION LEVEL PARALLELISM;
RESTRICTED PERCOLATION;
SENTINEL SCHEDULING;
SUPERSCALAR PROCESSORS;
COMPUTER ARCHITECTURE;
MICROPROCESSOR CHIPS;
COMPILER-CONTROLLED SPECULATIVE EXECUTION;
SENTINEL SCHEDULING;
SUPERBLOCK SCHEDULING;
VLIW SUPERSCALAR PROCESSORS;
|
EID: 0026918386
PISSN: None
EISSN: None
Source Type: Conference Proceeding
DOI: 10.1145/143371.143529 Document Type: Conference Paper |
Times cited : (46)
|
References (14)
|