A Method for Finding Bounds on All the DC Solutions of Transistor Circuits

IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications

Volumn 39, Issue 7, 1992, Pages 557-564

  Tadeusiewicz, M ^a  

^a LODZ UNIVERSITY OF TECHNOLOGY   (Poland)

Author keywords

[No Author keywords available]

Indexed keywords

ALGEBRA; LINEAR NETWORKS; SEMICONDUCTOR DIODES; TRANSISTORS;

DIODE-TRANSISTOR CIRCUITS; EBERS-MOLL MODELS;

NONLINEAR NETWORKS;

EID: 0026898840     PISSN: 10577122     EISSN: None     Source Type: Journal    
DOI: 10.1109/81.257288     Document Type: Article

References (11)

1. L. O. Chua and R. L. P. Ying, “Finding all solutions of piecewise-linear circuits,” Int. J. Cir. Theor. Appl., vol. 10, pp. 201-229,1982.
2. O. Huang and R. Liu, “A simple algorithm for finding all solutions of piecewise-linear networks,” IEEE Trans. Circuits Syst., vol. CAS-36, pp. 600–608, 1989.
3. T. Nishi, “An efficient method to find all solutions of piecewise-linear resistive circuits,” in Proc. ISCAS'89, pp. 2052–2055, 1989.
4. K. S. Chao, D. K. Liu, and C. T. Pan, “A systematic search method for obtaining multiple solutions of simultaneous nonlinear equations,” IEEE Trans. Circuits Syst., vol. CAS-22, pp. 748–753, 1975.
5. L. O. Chua and A. Ushida, “A switching-parameter algorithm for finding multiple solutions of nonlinear resistive circuits,” Int. J. Cir. Theor. Appl., vol. 4, pp. 215–239, 1976.
6. L. V. Kolev and V. M. Mladenov, “An interval method for finding all operating points of non-linear resistive circuits,” Int. J. Cir. Theor. Appl., vol. 18, pp. 257–267, 1990.
7. M. Tadeusiewicz, “An algorithm for finding bounds on the location of the all solutions of piecewise-linear transistor circuits,” in Proc. 1987 European Conf. Circuit Theory and Design, pp. 735–740, Sept. 1987.
8. M. Tadeusiewicz, “A method for finding bounds on the location of all the solutions of dc piecewise-linear circuits,” Int. J. Cir. Theor. Appl., vol. 18, pp. 165–174, 1990.
9. J. Cel, “Bounds on solutions of nonlinear resistive Int. J. Cir. Theor. Appl., vol. 18, pp. 475–484, 1990.
10. M. Tadeusiewicz, “An efficient method for surrounding all the dc solutions of piecewise-linear transistor circuits,” in Proc. 10th Europ. Conf. Cir. Theor. and Design, pp. 52–59, Sept. 1991.
11. A. N. Willson, “The no-gain property for networks containing three-terminal elements,” IEEE Trans. Circuits Syst., pp. 678–687, 1975.