VLSI Architecture for Block-Matching Motion Estimation Algorithm

IEEE Transactions on Circuits and Systems for Video Technology

Volumn 2, Issue 2, 1992, Pages 169-175

  Hsieh, Chaur Heh ^a   Lin, Ting Pang ^a  

^a NATIONAL CHUNG CHENG UNIVERSITY   (Taiwan)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER ARCHITECTURE; COMPUTER PROGRAMMING--ALGORITHMS; IMAGE PROCESSING--IMAGE CODING; SIGNAL PROCESSING;

BLOCK-MATCHING MOTION ESTIMATION; IMAGE SEQUENCES; MOTION ESTIMATION ALGORITHMS; VLSI ARCHITECTURE;

INTEGRATED CIRCUITS, VLSI;

EID: 0026883789     PISSN: 10518215     EISSN: 15582205     Source Type: Journal    
DOI: 10.1109/76.143416     Document Type: Article

References (18)

1. R. Srinivasan and K. R. Rao, “Motion-compensated coder for video-conferencing,” IEEE Trans. Commun., vol. COM-35, pp. 297–304, March 1987.
2. Y. Ninomiya and Y. Ohtsuka, “A motion compensated interframe scheme for television pictures,” IEEE Trans. Commun., vol. COM-30, pp. 201–211, Jan. 1982.
3. C. H. Hsieh, P. C. Lu, and J. C. Tsai, “Adaptive motion compensated DCT coding,” J. Chinese Inst. Eng., vol. 14, pp. 165–172, March 1991.
4. J. R. Jain and A. K. Jain, “Displacement measurement and its application in interframe image coding,” IEEE Trans. Commun., vol. COM-29, pp. 1799–1808, Dec. 1981.
5. “Description of reference model 8 (RM8),” Document 525, CCITT SG XV/4, Specialists Group on Coding for Visual Telephony, June 1989.
6. “DigiCipher HDTV system,” General Instrument Corp., June 1990.
7. R. Srinivasan and K. R. Rao, “Predictive coding based on efficient motion estimation,” IEEE Trans. Commun., vol. COM-33, pp. 888–895, Aug. 1985.
8. C. H. Hsich, P. C. Lu, J. S. Shyn, and E. H. Lu, “Motion estimation algorithm using interblock correlation,” IEE Electron. Lett., vol. 26, no. 5, pp. 276–277, Mar. 1990.
9. A. Puri, H. M. Hang, and D. L. Schiling, “An efficient block-matching algorithm for motion compensated coding,” in Proc. IEEE ICASSP’87, 1987, pp. 25.4.1-25.4.4.
10. M. Ghanbari, “The cross-search algorithm for motion estimation,” IEEE Trans. Commun., vol. COM-38, pp. 950–953, July 1990.
11. T. Koga, K. Iinuma, A. Hirano, Y. Iijima, and T. Ishiguro, “Motion compensated interframe coding for video conferencing,” in Proc. Nat. Telecommun. Conf., New Orleans, LA, Nov. 1981, pp. G5.3.1-5.3.5.
12. F. May, “Full motion 64 kbit/s video codec with 8 DSP’s,” presented at the Int. Workshop on 64 kbit/s Coding of Moving Video, Hannover, Germany, June 1988.
13. C. Hoek, “Using array processors for low-bit rate video coding,” presented at the Int. Workshop on 64 kbit/s Coding of Moving Video, Hannover, Germany, June 1988.
14. T. Wehberg and H. Volkers, “Architecture for a programmable real time processor for digital video signals adapted to motion estimation algorithm,” in Proc. SPIE, vol. 1001 (Visual Communications and Image Processing ’88), Cambridge, MA, Nov. 1988, pp. 908–916.
15. S. U. K. Lee, “VLSI architecture and implementation ID: Motion estimation,” in Proc. ISCAS'91 Workshop 4: Signal Processing and VLSI Implementation for High-Definition Television, Singapore, June 1991, pp. 122–137.
16. K. M. Yang, M. T. Sun, and L. Wu, “A family of VLSI design for the motion compensation block-matching algorithm,” IEEE Trans. Circuits Syst., vol. 36, no. 10, pp. 1317–1325, Oct. 1989.
17. L. D. Vos and M. Stegherr, “Parameterizable VLSI architectures for the full-search block-matching algorithm,” IEEE Trans. Circuits Syst., vol. 36, no. 10, pp. 1309–1316, Oct. 1989.
18. T. Komarek and P. Pirsch, “Array architectures for block matching algorithms,” IEEE Trans. Circuits Syst., vol. 36, no. 10, pp. 1301–1308, Oct. 1989.