Parallel Architecture for a Pel-Recursive Motion Estimation Algorithm

IEEE Transactions on Circuits and Systems for Video Technology

Volumn 2, Issue 2, 1992, Pages 159-168

  Frimout, Emmanuel D ^a   Driessen, Johannes N ^a   Deprettere, Ed F ^a  

^a DELFT UNIVERSITY OF TECHNOLOGY   (Netherlands)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER ARCHITECTURE; MATHEMATICAL TECHNIQUES; SIGNAL PROCESSING;

ESTIMATION ALGORITHMS; ESTIMATION ARCHITECTURES; PARALLEL ARCHITECTURE; PEL-RECURSIVE MOTION ESTIMATION;

COMPUTER PROGRAMMING;

EID: 0026882116     PISSN: 10518215     EISSN: 15582205     Source Type: Journal    
DOI: 10.1109/76.143415     Document Type: Article

References (18)

1. H. G. Musman, P. Pirsch and H.-J. Grallert, “Advances in picture coding,” Proc. IEEE, vol. 73, no. 4, pp. 523–548, April 1985.
2. J. K. Aggarwal and N. Nandhakamur, “On the computation of motion from sequences of images,” Proc. IEEE, vol. 76, no. 8, pp. 917–935, Aug. 1988.
3. A. N. Netravali and J. D. Robbins, “Motion-compensated television coding: Part I.” Bell System Technical J. vol. BSTJ-59, no. 9, pp. 1735–1745, Nov. 1980.
4. J. N. Driessen, L. Böröczky, and J. Biemond, “Pel-recursive motion field estimation from image sequences,” J. Visual Commun. Image Representation, vol. 2, no. 8, pp. 259–280, Sept. 1991.
5. J. Biemond, L. Looijenga, and D. E. Boekee, “A pel-recursive Wiener-based displacement estimation algorithm,” Signal Processing, vol. 13, no. 4, pp. 399–412, Dec. 1987.
6. P. G. Gulak and E. Shwedyk, “VLSI structures for Viterbi receivers: Part I—general theory and applications,” IEEE J. Selected Areas Commun., vol. 4, pp. 142–154, Jan. 1986.
7. G. Fettweis and H. Meyr, “Cascaded feedforward architectures for parallel Viterbi decoding,” in Proc. IEEE Symp. Circuits and Systems, New Orleans, LA, vol. 2, May 1–3, 1990, pp. 979–981.
8. R. C. Kim and S. U. Lee, “A VLSI architecture for a pel recursive motion estimation algorithm,” IEEE Trans. Circuits Syst., vol. 36, no. 10, pp. 1291–1300, Oct. 1989.
9. V. Rampa, N. Dal Degan, and A. Balboni, “VLSI implementation of a pel-by-pel motion estimator,” in Proc. IEEE Conf. on Acoustics, Speech and Signal Processing, Glasgow, Scotland, vol. 4, May 23–26, 1989, pp. 2573–2576.
10. S. Brofferio, M. Monti, V. Rampa, and M. Taliercio, “VLSI recursive motion estimation chip set,” in Proc. IEEE Symp. Circuits and Systems, New Orleans, LA, vol. 1, May 1–3, 1990, pp. 57–60.
11. G. H. Golub and C. F. van Loan, Matrix Computations. Baltimore, MD: Johns Hopkins University Press, 1984.
12. P. Dewilde and E. Deprettere, “Singular value decomposition: An introduction,” SVD and Signal Processing, E. Deprettere (Ed.). Elsevier Science Publishers B.V., 1988.
13. S. Y. Kung, VLSI Array Processors. Englewood Cliffs, NJ: Prentice-Hall, 1987.
14. S. K. Rao and T. Kailath, “Regular iterative algorithms and their implementation on processor arrays,” Proc. IEEE, vol. 76, no. 3, pp. 259–269, 1988.
15. J. Teich and L. Thiele, “Control generation in the design of processor arrays,” J. VLSI Signal Processing, vol. 3, no. 1-2, pp. 77–92, June 1991.
16. K. Jainandunsing, “Optimal partitioning scheme for wavefront/systolic array processors,” in Proc. IEEE Symp. Circuits and Systems, 1986.
17. J. Bu, E. Deprettere, and P. Dewilde, “A design methodology for fixed-size systolic arrays.” Int. Conf. on Application Specific Array Processors, 1990.
18. J. Bu and E. Deprettere, “Processor clustering for the design of optimal fixed-size systolic arrays,” Algorithms and Parallel VLSI Architectures. E. Deprettere and A. van der Veen (eds.) New York: Elsevier, 1991, pp. 341–362.