Lneuro 1.0: A Piece of Hardware LEGO for Building Neural Network Systems

IEEE Transactions on Neural Networks

Volumn 3, Issue 3, 1992, Pages 414-422

  Duranton, Marc ^b   Gobert, Jean ^b   Sirat, Jacques Ariel ^b  

^a UNIVERSITY OF CALIFORNIA   (United States)

^b PHILIPS RESEARCH LABORATORIES   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER SYSTEMS, DIGITAL - MULTIPROCESSING; INTEGRATED CIRCUITS, VLSI;

KOHONEN FEATURE MAPS; LEP NEUROMIMETIC CIRCUIT; LNEURO 1.0; NEURAL NETWORK HARDWARE; TRANSPUTERS;

NEURAL NETWORKS;

EID: 0026869642     PISSN: 10459227     EISSN: 19410093     Source Type: Journal    
DOI: 10.1109/72.129414     Document Type: Article

References (39)

1. T. Kohonen, Self-Organisation and Associative Memory. Berlin: Springer Verlag, 1984.
2. J. L. McClelland, D. E. Rumelhart, and the PDP Research Group, Parallel Distributed Processing, Explorations in the Microstructure of Cognition, vol. 1, Foundations. Cambridge, MA: MIT Press, 1986.
3. P. Treleaven, M. Pacheco, and M. Vellasco, “VLSI architectures for neural networks,” IEEE Micro, pp. 8–27, Dec. 1989.
4. D. W. Hillis, The Connection Machine. Cambridge, MA: MIT Press, 1985.
5. A. Singer, “Exploiting the inherent parallelism of artificial neural networks to achieve 1300 million interconnects per second” in Proc. Conf. I.C.N.N. (Paris), vol. 2, 1990, pp. 656–660.
6. A. Petrowski, L. Personnaz, G. Dreyfus, and C. Girault, “Parallel implementations of neural networks simulations,” in Hypercube and Distributed Computers, J. P. Verjus and F. Andre, Eds. New York: North-Holland, 1989.
7. T. Beynon and N. Dodd, “The implementation of multi-layer perceptrons on Transputer-based networks,”in Proc. 7th Occam Users Group (Grenoble, France), 1987.
8. M. Yasunaga et al., “Design, fabrication and evaluation of a 5-inch wafer scale neural network LSI composed of 576 digital neurons,” in Proc. IJCNN, vol. 2, 1990, pp. 527–535.
9. D. Hammerstrom, “A VLSI architecture for high-performance, low-cost, on-chip learning,” in Proc. IJCNN,, vol. 2, 1990, pp. 537–543.
10. M. Griffin, G. Tahara, K. Knorpp, R. Pinkham, and B. Riley, “An 11-million transistor neural network execution engine,” in Proc. ISSCC, 1991, pp. 180–181 and 313.
11. M. Weinfeld, G. Dreyfus, A. Johannet, and L. Personnaz, “A fully digital CMOS integrated feedback network including the learning process,” in Proc. Neural Networks for Computing (Snowbird), 1988.
12. D. O. Hebb, The Organisation of Behavior. New York: Wiley, 1949.
13. L. Ouali and G. Saucier, “A fast generation of neuro-ASICs,” in Proc. I.C.N.N. (Paris), vol. 2, July 1990, pp. 563–567.
14. S. I. Gallant, “Three constructive algorithms for network learning,” in Proc. 8th Ann. Conf. Cogn. Sci. Soc., 1986, pp. 652–660.
15. M. Mezard and J. P. Nadal, “Learning in feedforward networks: The tiling algorithm,”J. Phys. A.,, vol. 22, pp. 2191–2203, 1989.
16. J. A. Sirat. and J. P. Nadal, “Neural trees: A new tool for classification, “Network Computation in Neural Systems, (U.K.), vol. 1, no. 4, pp. 423–438, Oct. 1990.
17. J. J. Paulos and P. W. Hollis, Neural Networks, vol. 1 (suppl. 1), p. 399, 1988.
18. D. R. Tveter, “Better speed through integers, “AI Expert, pp. 40–46, Nov. 1990.
19. C. Alippi, “Weight representation and network complexity reduction in the digital VLSI implementation of neural nets,’ University College of London Int. Note RN/22V91, 1991.
20. J. B. Theeten, M. Duranton, N. Mauduit, and J A. Sirat, presented at The Third European Seminar on Neural Computing, IBC London, Feb. 1990.
21. P. Peretto, R. Van Zurk, and A. Mougin, “Design and realization of a 128 node neuro-computer,” M.R.E.S. Report CENG, Grenoble, France, 1988.
22. E. A. Lee, “Programmable DSP architectures”(parts 1 and 2),IEEE ASSP Magazine, pp. 4–19, Oct. 1988; pp. 4–14. Jan. 1989.
23. The TMS320C4X Preliminary Users Guide, Texas Instruments Ltd., 1991.
24. The Transputer Databook, 1989, and The T9000 Product Overview, 3INMOS Ltd. INMOS server e-mail address archive-server@inmos.com, 1991.
25. N. Mauduit, “Study of a modular machine for neural network simulation: Design of a reconfigurable VLSI circuit with learning primitive,” Ph.D. report, Universite PARIS XI (in French; postscript files available at: nm@ief. ief_paris_sud.fr), 1990.
26. A. Aglan et al., “LNeuro boards: Implementing some applications,” in Proc. 2nd Int. Conf. Microelectronics of Neural Networks (Munich, Germany), Oct. 16-18, 1991.
27. N. M. Nasrabadi and Y. Feng, “Vector quantization of images based upon the Kohonen self-organizing feature maps,” in Proc. Conf. I.C.N.N. (San Diego), vol. 1, 1988, pp. 101–108.
28. W. M. Huang and R. P. Lippmann, “Neural net and traditional classifiers,” in Neural Info. Processing Syst., D. Anderson, Ed. NY: American Institute of Physics, 1988, pp. 387–396.
29. J. Kangas, T. Kohonen, J. Laaksonen, O. Simula, and O. Venta, “Variant of self-organizing maps,” in Proc. IJCNN,, vol. 2, pp. 517–522, 1989.
30. D. DeSieno, “Adding a conscience to competitive learning” in Proc. Conf. I.C.N.N. (San Diego), vol. 1, 1988, pp. 117–124.
31. L. K. Boianov and A. E. Knowles, “Higher speed transputer communication using shared memory, ’’Microprocessors and Microsystems, vol. 15, no. 2, pp. 67–72, 1991.
32. J. M. Auger, “Parallel implementation of Kohonen algorithm on Transputers,” in Computing with Parallel Architectures: TNode, E. Gassilloud and J. C. Grossetie, Eds. Boston: Kluwer Academic Publishers, 1990, pp. 215–226.
33. J. C. Lawson, A. Chams, and J. Herault, “SMART: How to simulate huge networks,” in Proc. Conf. INNC 90 (Paris), July 9-13, 1990, pp. 577–580.
34. F. Fogelman-Soulie, Connexionism: A Tutorial, Neuro-Nimes 1988.
35. D. A. Pomerleau, G. L. Gusciora, D. S. Touretzky, and H. T. Kung, “Neural network simulation at WARP speed: How we got 17 million connections per second,” in Proc. Conf. I.C.N.N.(San Diego), vol. 2, 1988, pp. 143–150.
36. T. Watanabe, Y. Sugiyama, T. Kondo, and Y. Kitamura, “Neural network simulation on a massively parallel cellular array processor: AAP-2,” in Proc. IJCNN,, vol. 2, 1989, pp. 155–161.
37. G. A. Works, “The creation of DELTA: A new concept in ANS processing,” in Proc. IJCNN (San Diego), vol. 2, 1988, pp. 159–164.
38. B. Faure and G. Mazare, “Implementation of back-propagation on a VLSI asynchronous cellular architecture,” in Proc. Conf. I.C.N.N. (Paris), vol. 2, July 1990, pp. 631–634.
39. A. J. Agranat, C. F. Neugebauer, and A. Yariv, “A CCD based neural network integrated circuit with 64K analog programmable synapses,” in Proc. IJCNN (San Diego), 1990.