메뉴 건너뛰기




Volumn 3, Issue 2, 1992, Pages 171-173

Multiple fault detection in two-level multi-output circuits

Author keywords

checkpoint faults; crosspoint faults; fault modeling; multi output combinational circuits

Indexed keywords

AUTOMATIC TESTING; COMBINATORIAL CIRCUITS;

EID: 0026869172     PISSN: 09238174     EISSN: 15730727     Source Type: Journal    
DOI: 10.1007/BF00137254     Document Type: Article
Times cited : (11)

References (12)
  • 1
    • 84935261912 scopus 로고    scopus 로고
    • W. Maly, “Realistic fault modeling for VLSI testing,” Proc. 24th Design Automation Conf., pp. 173–180, June 1987.
  • 2
    • 84935261915 scopus 로고    scopus 로고
    • G. Hachtel, R. Jacoby, K. Keutzer and C. Morrison, “On properties of algebraic transformations and the multifault testability of multilevel logic,” Proc. Int. Conf. Computer Aided Design, pp. 422–425, 1989.
  • 3
    • 84935261940 scopus 로고    scopus 로고
    • J. Jacob and V.D. Agarwal, “Functional test generation for sequential circuits,” Proc. 5th International Conf. VLSI Design, Bangalore, India, pp. 17–24, January 1992.
  • 7
    • 84935261941 scopus 로고    scopus 로고
    • M.A. Breuer and A.D. Friedman, Diagnosis and Reliable Design of Digital Systems, Computer Science Press, 1976.
  • 12
    • 84935261936 scopus 로고    scopus 로고
    • J. Jacob and N.N. Biswas, “GTBD faults and lower bounds on multiple fault coverage of single fault test sets,” Proc. International Test Conf., pp. 849–855, September 1987.


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.