Design and Characterization of a CMOS Off-Chip Driver/Receiver with Reduced Power-Supply Disturbance

IEEE Journal of Solid-State Circuits

Volumn 27, Issue 5, 1992, Pages 783-791

  Hanafi, Hussein I ^a   Dennard, Robert H ^a   Chen, Chih Liang ^a   Weiss, Russell J ^b  

^a IBM T J WATSON RESEARCH CENTER   (United States)

^b IBM   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER SIMULATION; ELECTRIC WAVEFORMS; NOISE, SPURIOUS SIGNAL - MEASUREMENTS;

CMOS OFF-CHIP DRIVER/RECEIVER; DRIVER NOISE; DRIVER-RECEIVER DELAY; MULTICHIP PACKAGING;

INTEGRATED CIRCUITS, CMOS;

EID: 0026866288     PISSN: 00189200     EISSN: 1558173X     Source Type: Journal    
DOI: 10.1109/4.133169     Document Type: Article

References (6)

1. C. J. Bartlett et al., “Multichip packaging design for VLSI-based systems,” IEEE Trans. Components, Hybrids, Manuf. Technol., vol. CHMT-10, no. 4, pp. 647–653, 1987.
2. E. E. Davidson, “Electrical design of a high speed computer package,” IBM J. Res. Develop., vol. 26, no. 3, pp. 349–361, 1982.
3. G. A. Katopis, “Delta-I noise specification for a high performance computing machine,” Proc. IEEE, vol. 73, no. 9, pp. 1405–1415, 1985.
4. B. Davari et al., “A high performance 0.25 μm CMOS technology,” in IEDM Tech. Dig., 1988, pp. 56–59.
5. J. Y.C. Sun et al., “A high performance liquid-nitrogen CMOS SRAM technology,” in Proc. ESSDERC’88 (Montpellier, France), pp. 25–28.
6. A. Feller et al., “Crosstalk and reflections in high speed digital systems,” in Proc. Fall Joint Comput. Conf., 1965, pp. 511–525.