A Detailed Router for Field-Programmable Gate Arrays

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Volumn 11, Issue 5, 1992, Pages 620-628

  Brown, Stephen ^a   Rose, Jonathan ^a   Vranesic, Zvonko G ^a  

^a UNIVERSITY OF TORONTO   (Canada)

Author keywords

[No Author keywords available]

Indexed keywords

MATHEMATICAL TECHNIQUES - GRAPH THEORY; OPTIMIZATION;

COARSE GRAPH; EXPANDED GRAPH; FIELD-PROGRAMABLE GATE ARRAYS; ROUTING ALGORITHMS; ROUTING DELAY OPTIMIZATION;

LOGIC DEVICES;

EID: 0026866240     PISSN: 02780070     EISSN: 19374151     Source Type: Journal    
DOI: 10.1109/43.127623     Document Type: Article

References (24)

1. W. Carter et. al., “A user programmable reconfigurable gate array,” in Proc. 1986 Custom Integrated Circuits Conf., May 1986, pp. 233–235.
2. H. Hsieh et. al., “A 9000-gate user-programmable gate array,” in Proc. 1988 Custom Integrated Circuits Conf., May 1988, pp. 15.3.1-15.3.7.
3. H. Hsieh et. al., “Third-generation architecture boosts speed and density of field-programmable gate arrays,” in Proc. 1990 Custom Integrated Circuits Conf., May 1990, pp. 31.2.1-31.2.7.
4. A. El Gamal et. al., “An architecture for electrically configurable gate arrays,” IEEE J. Solid-State Circuits, vol. 24, pp. 394–398, Apr. 1989.
5. M. Ahrens et. al., “An FPGA family optimized for high densities and reduced routing delay,” in Proc. 1990 Custom Integrated Circuits Conf., May 1990, pp. 31.5.1-31.5.4.
6. S. C. Wong, H. C. So, J. H. Ou, and J. Costello, “A 5000-gate CMOS EPLD with multiple logic and interconnect arrays,” in Proc. 1989 Custom Integrated Circuits Conf., May 1989, pp. 5.8.1-5.8.4.
7. Plessey Semiconductor ERA60100 preliminary data sheet.
8. C. Marr, “Logic array beats development time blues,” Electronic System Design Magazine, pp. 38–42, Nov. 1989.
9. K. Kawana et. al., “An efficient logic block interconnect architecture for user programmable gate array,” in Proc. 1990 Custom Integrated Circuits Conf., May 1990, pp. 31.3.1-31.3.4.
10. AMD MACH 1 and MACH 2 Device Families Preliminary Data Sheets, Advanced Micro Devices, 1990.
11. A. Gupta et. al., “A user configurable gate array using CMOSEPROM technology,” in Proc. 1990 Custom Integrated Circuits Conf., May 1990, pp. 31.7.1-31.7.4.
12. Plus Logic FPGA2020 Preliminary Data Sheet, 1990
13. Quicklogic, “An introduction to Quicklogic’s pASIC devices and SpDE development environment,” Data Sheet from Quicklogic, Apr. 1991.
14. J. Soukup, “Circuit layout,” Proc. IEEE, vol. 69, pp. 1281–1304, Oct. 1981.
15. B. Preas and M. Lorenzetti, Eds., Physical Design Automation of VLSI Systems, Menlo Park, CA: Benjamin Cummings, ch. 5.
16. C. Lee, “An algorithm for path connections and its applications,” IRE Trans. Electron. Comput., vol. EC-10, pp. 346–365, Sept. 1961.
17. A. Hashimoto and J. Stevens, “Wire routing by optimizing channel assignment within large apertures,” in Proc. 8th Design Automat. Conf., 1971, pp. 155–163.
18. J. Greene, V. Roychowdhury, S. Kaptanoglu, and A. El Gamal, “Segmented channel routing,” in Proc. 27th Design Automat. Conf., June 1990, pp. 567–572.
19. S. Brown, J. Rose, and Z. G. Vranesic, “A detailed router for field-programmable gate arrays,” in Proc. Int. Conf. Computer Aided Design, Nov. 1990, pp. 382–385.
20. J. Rose, “Parallel global routing for standard cells,” IEEE Trans. Computer-Aided Design, vol. 9, pp. 1085–1095, Oct. 1990.
21. J. Rose and S. Brown, “The effect of switch box flexibility on routability of field-programmable gate arrays,” in Proc. 1990 Custom Integrated Circuits Conf., May 1990, pp. 27.5.1-27.5.4.
22. J. Rose and S. Brown, “Flexibility of interconnection structures in field-programmable gate arrays,” IEEE J. Solid-State Circuits, vol. 26, pp. 277–282, Mar. 1991.
23. J. S. Rose, R. J. Francis, D. Lewis, and P. Chow, “Architecture of programmable gate arrays: The effect of logic block functionality on area efficiency,” IEEE J. Solid-State Circuits, vol. 25, pp. 1217–1225, Oct. 1990.
24. The Programmable Gate Array Data Book. Xilinx Co., 1989.