Optimal Synthesis of High-Performance Architectures

IEEE Journal of Solid-State Circuits

Volumn 27, Issue 3, 1992, Pages 389-397

  Gebotys, Catherine H ^a   Elmasry, Mohamed I ^a  

^a UNIVERSITY OF WATERLOO   (Canada)

Author keywords

[No Author keywords available]

Indexed keywords

MATHEMATICAL PROGRAMMING, LINEAR; OPTIMIZATION;

ARCHITECTURAL SYSTHESIS; INTEGER PROGRAMMING; KNAPSACK PROBLEM;

INTEGRATED CIRCUITS, VLSI;

EID: 0026837903     PISSN: 00189200     EISSN: 1558173X     Source Type: Journal    
DOI: 10.1109/4.121562     Document Type: Article

References (15)

1. C. H. Gebotys, “A global optimization approach to architectural synthesis of VLSI digital synchronous systems with analog and asynchronous interfaces,” Ph.D. dissertation, Dept. Elec. Comput. Eng., Univ. of Waterloo, Waterloo, Ont., Canada, July 1991.
2. P. G. Paulin, “Force directed scheduling,” IEEE Trans. Computer-Aided Design, vol. 8, pp. 661–679, 1989.
3. J. Lee, Y. Hsu, and Y. Lin, “A new integer linear programming formulation for the scheduling problem in data path synthesis,” in Proc. Int. Conf. Computer-Aided Design, 1989, pp. 20–23.
4. L. Hafer and A. Parker, “A formal method for the specification, analysis and design of register-transfer-level digital logic,” IEEE Trans. Computer-Aided Design, vol. CAD-2, pp. 4–17, Jan. 1983.
5. C-T. Hwang, J-H. Lee, and Y-C. Hsu, “A formal approach to the scheduling problem in high-level synthesis,” IEEE Trans, on Computer-Aided Design, vol. 10, pp. 464–475, 1991.
6. S. Devadas and A. R. Newton, “Algorithms for hardware allocation in data path synthesis,” IEEE Trans. Computer-Aided Design, vol. 8, pp. 768–781, July 1989.
7. G. L. Nemhauser and L. A. Wolsey, Integer and Combinatorial Optimization. New York: Wiley Interscience, 1988.
8. C. H. Gebotys and M. I. Elmasry, “A global optimization approach to architectural synthesis,” in Proc. IEEE Int. Conf. Computer-Aided Design, 1990, pp. 258–261.
9. C. H. Gebotys and M. I. Elmasry, “A global optimization approach for architectural synthesis,” Univ. of Waterloo, Waterloo Ont., Canada, UW/ICR 91–01, 1991.
10. H. Crowder, E. L. Johnson, and M. Padberg, “Solving large scale zero-one linear programming problems,” Operations Res., vol. 31, no. 5, pp. 803–834, Sept. 1983.
11. C. H. Gebotys and M. I. Elmasry, “High performance optimal architectural synthesis,” in Proc. IEEE Custom Integrated Circuits Conf., 1991, pp. 11.6.1-11.6.4.
12. K. R. Baker, Introduction to Sequencing and Scheduling. New York: Wiley, 1974.
13. C. H. Gebotys and M. I. Elmasry, “Simultaneous scheduling and allocation for cost constrained optimal architectural synthesis,” in Proc. ACM/IEEE Design Automation Conf., 1991, pp. 2–7.
14. E. D. Lagnese, “Architectural partitioning for systems level design of integrated circuits,” Ph.D. dissertation, Carnegie Mellon Univ., Pittsburgh, PA, CMUCAD-89-27, 1989.
15. A. Brooke, D. Kendricke, and A. Meeraus, GAMS/MINOS Users Manual. New York: Scientific Press, 1988.